Contract Number: NAS8-20594

31 January 1967

DESIGN AND DEVELOP A

MOS MAGNETIC MEMORY

FINAL REPORT

11 March 1966 through 31 January 1967

Prepared by: W. A. England Project Leader

E. L. Daniel,

Principal Design and Development Engineer

Prepared for: George C. Marshall Space Flight Center

Huntsville, Alabama

Approved: (LU

A. W. Sullivan Chief Engineer,

Computer Group

Honeywell

AEROSPACE DIVISION ST. PETERSBURG, FLORIDA

TABLE OF CONTENTS

	<u>1</u>	Page
Lis	t of Illustrations	v
1.0	FOREWORD	1
2.0	REVIEW OF OBJECTIVES	1
3.0	INTRODUCTION	1
	3.1 Plated Wire 3.2 MOS Devices	2 5
4.0	SUMMARY	10
5.0	PACKAGE COMPATIBILITY BETWEEN THE MEMORY AND THE MOS DEVICES	11
6.0	INTERCONNECTIONS OF MEMORY TO MOS DEVICES	15
	6.1 MOS Word Driver6.2 MOS Sense Amplifier	15 23
7.0	INTERCONNECTION OF MOST LSIS AND PLATED WIRE	36
8.0	TOTAL REDUCTION OF INTERFACES AND INTERFACE CONNECTIONS	38
	 8.1 Circuit Organization and Layout 8.2 Reduction of MOST Interfaces 8.3 An Interface-Free Packaging Concept 	39 40 53
9.0	MANUFACTURING COMPATIBILITY OF THE MAGNETIC WIRE AND THE MOS DEVICES	70
	9.1 MOS Manufacturing Process9.2 Plated Wire Manufacturing Process	70 80
10.0	POWER AND SPEED REQUIREMENTS	86
	10.1 Memory Cycle Time 10.2 Complementary MOST Logic Circuit	86 88

TABLE OF CONTENTS (Continued)

Section			Page
11.0	FEASI	BILITY BREADBOARD MEMORY SYSTEM	94
		readboard Circuitry 'iming and Control	94 96
12.0	CONCL	LUSIONS	115
13.0	RECOM	IMENDATIONS	116
14.0	BIBLIC	OGRAPHY	117
Appendix A		MOS Magnetic Memory Operating Procedure	A - 1
Appendix B		Manufacturers' Specification Sheets for MOS Devices	B-1

LIST OF ILLUSTRATIONS

Figure No	<u>-</u>	Page
1	Information Stored on Plated Wire	3
2	Stoner-Wohlfarth Astroid	4
3	Current and Voltage Output of Plated Wire	6
4	Ideal Magnetization Curves	7
5	Cross-Section of MOS Transistor and Associated Characteristic Curves	9
6	- · · · · ·	1.0
7	MOS Plated Wire Memory - 512 Words 26 Bits Each Memory Stack Construction	13
8		14
Ü	Cross-Sectional Schematic Diagram of a MOS Transistor Chip Showing the Location of	28
9	Capacitive and Resistive Elements	
9	Cross-Sectional Schematic Diagram of General	29
	Instrument's MEM517A Showing Gate Metalization Overlap of Source and Drain	
10	Equivalent Circuit of a MOS Transistor	30
11	Compositive Equivalent Circuit of a High Current	31
	MOS Transistor and Its Driving Source Impedance	0-
	Used to Determine Output Current Rise and Fall Time	es
12	Schematic Diagram of MOS Test Circuit Used To	32
	Drive the Plated Wire Memory Element	
13	Photograph of Work Current Waveform and Sense	32
	Voltage Waveform Obtained with the Above Circuit	
14	Schematic Diagram of Complementary MOS	33
	Transistor Word Driver	
15	Photograph of Word Current Waveform and Sense	33
	Voltage Waveform Obtained with the Above Circuit	
16	MOST Differential Amplifier	34
17 .	AC Coupled MOST Sense Amplifier	35
18	Monometallic Interconnection Technique for the	37
	Elimination of Conductor Interfaces	
19	Selection Circuitry-Logic Diagram of Series	41 - 42
	Decoding	
20	Selection Circuitry-Logic Diagram of Parallel	43 - 44
	Decoding	
21	Selection Circuit Chip - 16 Words	45
22	Chip Layout of Four-Bit Series Decoding	48

LIST OF ILLUSTRATIONS (Continued)

Figure No.		Page
23	Chip Layout of Four-Bit Parallel Decoding	47
24	A 3-Input NAND Gate Constructed with Both Bipolar Devices and MOS Devices. (The Metal-to-Silicon Contacts Are Marked with an "X")	49
25	Cross-Section of a Silicon MOST Chip Showing the Diffused Crossover Technique	50
26	Substrate Sketch	54
27	SiO Mask Layout	55
28	Conductor Layout	56
2 9	Cross-Sectional View of a Silicon Dice Mounted in a Channel of the Substrate	58
30	Completely Assembled Package Prior to Sealing	59
31	Printed Circuit Board Soldered Connection	60
32	Eyeleted Bond	60
33	Weld Bond	61
34	Thermal Compression Bond	61
35	Sketch of Molecular Bond	63
36	Microphoto of Molecular Bond	64
37	H-PlaneDiffusion Bond Concept	66
38	A 70-Lead Integrated Circuit Package	68
39	Sketch of P Channel Enhancement Mode MOST Chip	70
40	Sketch of N Channel Enhancement Mode MOST Chip Using P Type Starting Material	72
41	Sketch of N Channel Enhancement Mode MOST Chip Using N Type Starting Material	72
42	A Depletion Mode N Channel MOST Utilizing a P+ Guard Band for Controlling Surface Inversion Between Source and Drain	74
43	Sketch of P Channel MOST and Bipolar NPN Transistor (Common Collector) in the Same Chip	75
44	Sketch of Isolated P Channel MOST and NPN Bipolar Transistor in the Same Chip	76
45	Sketch of Complementary P Channel and N Channel MOSTs in the Same Chip	77
46	Sketch of Complementary MOSTs and NPN Bipolar Transistor in the Same Chip	78
47	Sketch of Complementary MOSTs and a High Current NPN Bipolar Transistor in the Same Chip Constructed of Epitaxial Material	79 l

LIST OF ILLUSTRATIONS (Continued)

Figure No.		Page
48	Magnetic Film Plater Operational Block Diagram	81
49	Magnetic Thin Film Wire Plater	82
50	Pulse Test Equipment	84
51	Torsional Strain - Skew Equipment	85
52	Schematic Diagram of an Address Decoding Network	87
53	MOST Inverter Circuit Constructed as (a) Single Type MOSTs (b) Complementary MOSTs	89
54	Complementary MOST Logic Power Dissipation as a Function of Clock Rate for a 1,000-Circuit System	92
55	Complementary N and P Channel MOST Logic Mechanization	93
56	MOS Plated Wire Memory Cabinet	97
57	MOS Plated Wire Memory System Assembly	98
58	Plated Wire Memory Plane	99
59	Functional Block Diagram of MOS Plated Wire Memory System	101 - 102
60	Schematic Diagram of the Word Selection Circuit	103 - 104
61	Address Register Board	105
62	Address Decoding Board	106
63	Word Driver Board	107
64	Sense Amplifier Board	108
65	Schematic Diagram of the MOS Transistorized Amplifier	109 - 110
66	Timing Control Circuit Schematic	111 - 112
67	Timing Diagram for READ and WRITE Modes of Operation	113
68	Composite of 16-Word Current and Sense Amplifier Outputs	114
69	Timing and Control Circuit Board	115

1.0 FOREWORD

This is the final technical report for the work performed under contract NAS8-20594, covering the period beginning 11 March 1966 and ending 31 January 1967. The contract was under the technical direction of Mr. G.A. Bailey of the Applied Research Branch of the Astrionics Laboratory, NASA, Marshall Space Flight Center.

2.0 REVIEW OF OBJECTIVES

The objective of this program was to determine the interface problems which exist between plated wire memories and MOS (metal-oxide-silicon field effect transistor) memory electronics. During the study phase of the contract period the interface problems were defined and means for reducing or eliminating them discussed. A feasibility breadboard memory system was fabricated to demonstrate the use of MOS transistors for interfacing directly with a plated wire memory.

3.0 INTRODUCTION

Metal oxide semiconductor (MOS) integrated circuitry has been heavily investigated as a means of producing low cost, low power, highly reliable digital computer logic circuits.

Plated wire elements have been investigated in a similar manner to produce the identical goals within the memory area.

While these separate efforts have proven successful, the large gray area of memory electronics remained untouched. This interface area has been thoroughly investigated during the study phase of this contract and it has been shown feasible to design the memory electronics with MOS devices. A spaceborne computer constructed of MOS circuitry and a plated wire memory can provide considerable improvement in reliability over present day computers.

The interface problems between plated wire memories and MOS devices were determined, and solutions to these problems investigated and evaluated. The most important interface areas are:

- 1. Package compatibility between the plated wire stack and the MOS devices.
- 2. Interconnection of the memory and MOS devices.
- 3. Interconnection of the various MOS functional blocks.

- 4. Total reduction of interfaces and interface connections.
- 5. Manufacturing compatibility of the plated wire and the MOS devices.
- 6. Power and speed requirements.

Each of these areas is discussed in detail in the following sections of this report.

Brief descriptions of the plated wire element and the MOS devices are contained in the following paragraphs.

3.1 Plated Wire

A plated wire memory element consists of a plated wire with an orthogonal current drive strap, as shown in Figure 1. Since the magnetic film has a preferred orientation of magnetization in the circumferential or easy direction, and exhibits a rectangular hysteresis loop, the two remanent storage states are oriented either clockwise or counterclockwise. In the axial or hard direction, the magnetization is reversible and linear.

During the READ mode a current passed through the word strap produces a field which is parallel to the hard axis. This field rotates the stored remanent magnetization from its circumferential direction into alignment with the hard axis thereby inducing a voltage in the bit wire, which functions as a sense line during the read operation. The polarity of the induced voltage is dependent upon the direction of the remanent state. When the word field is less than the film anisotropy, H_k , the removal of the word current will permit the magnetization vector to fall back to its original position. This constitutes a nondestructive readout (NDRO).

The conditions necessary for magnetization reversal by the application of circumferential and axial fields to result in an NDRO memory may be understood by referring to Figure 2. This figure is the Stoner-Wohlfarth astroid (1) as corrected for the existing conditons of nonpure rotational switching. Outside the astroid, reversible switching occurs. In between are areas where the switching mechanism is not clearly defined, and the extent of this area is a measure of the quality of the film. The smaller the area, the better the film. For NDRO operation, the orthogonal components (h_W and h_D) of the applied field H must each be within the NDRO zone, and their simultaneous vector sum must also not exceed the inner curve of the astroid. Not shown in Figure 2 are the effects of




FIGURE 1. INFORMATION STORED ON PLATED WIRE




FIGURE 2. STONER-WOHLFARTH ASTROID

skew and dispersion which occur to some extent with all films. Skew is the term used for the angle between the easy axis distribution median value and some reference direction, while angular dispersion refers to the angular dispersion around this median. Both these effects are undesirable, and in effect reduce the effective working area for reversible switching.

The output of a single plated wire bit is shown in Figure 3.


During the WRITE mode the bit current produces a circumferentially oriented field. This field, when applied in coincidence with the word field, will incline the magnetization in an axial magnitude and polarity of the bit field. Subsequent removal of the word field aligns the net magnetization in the proper bit field direction. The removal of the bit field then completes the write cycle.

Figure 4 illustrates the write switching cycle using the idealized hysteresis loops of the easy and hard directions. The outer large loop results from solely applying a bit current, and is the easy direction loop. The inner linear curve results from the application of only an axial or word field. The remaining third curve represents the magnetization characteristics when both an axial and circumferential field are applied.

Assuming an initial condition of remanence at point 1, a circumferential bit field (H_b), less than the disturb value (H_d), is applied resulting in a flux change to point 2. With the addition of an axial field (H_w), less than the film anisotropy field (H_k), the magnetization vector is inclined in a direction established by the resultant field (H_r). This is indicated by a flux change to point 3 on the inner loop. Removal of the axial field aligns the magnetization in the circumferential direction established by the bit field, and is shown as point 4 on the easy direction loop. Subsequently, the circumferential field is removed and point 5 represents the new remanent flux state. Flux reversal from point 5 to point 1 can be described in an identical manner.

3.2 MOS Devices

Switching circuits are normally designed with enhancement mode MOS transistors. These devices are normally off with zero gate voltage; therefore, they act as on-off switches and require only a single supply voltage.



SWITCHING CURRENT & VOLTAGE OUTPUT:

1 BIT: PLATED WIRE 1ω - WORD CURRENT: ma v_0 - VOLTAGE OUTPUT: mv

HORIZONTAL SCALE: 50 nsec/DIVISION VERTICAL SCALE: 5 mv/DIVISION

FIGURE 3. CURRENT AND VOLTAGE OUTPUT OF PLATED WIRE





FIGURE 4. IDEAL MAGNETIZATION CURVES

Figure 5a shows the cross-section of a single MOS transistor. It consists of a block of N type silicon called the "body" or "substrate", into which P⁺ impurities have been diffused in two parallel strips called, respectively, the "source" and the "drain". In operation, an induced P-region known as the "channel" connects source and drain. The surface of the silicon is covered by a protective layer of silicon dioxide formed during the silicon planar process and etched away along the longitudinal axes of the source and drain, exposing the silicon beneath. Metallic contacts are deposited over the exposed silicon area in the source and drain. The "gate" is a metallic conductor deposited over the oxide between the source and drain and separated from the source, drain, and substrate by the oxide.

If the gate, source, and substrate are grounded and a negative voltage is applied to the drain, no current will flow between source and drain since the drain-to-body P-N junction is reverse-biased. As a result, the source and drain are isolated from each other. However, if a negative voltage is also applied to the gate, electrons are repelled from the surface region of the silicon immediately beneath the gate and holes are attracted to it. As the gate-to-source voltage, VGS, becomes more negative, this surface region finally changes or "inverts", becoming P-type instead of N-type. This inverted region, called the "channel", provides a path for conduction of the charge carriers between the source and drain so that, if the drain voltage is made appreciably more negative than the source, current flows from source to drain. Before the surface can be inverted to form a channel, the gate voltage must reach a certain threshold value V_T sufficient to neutralize surface charges. Typical processing can achieve a VT of approximately -5V. Turn-on characteristics of a typical MOS FET are shown in Figure 5b.

As the gate voltage V_{GS} becomes more negative than V_T , the channel depth-- and hence conduction-- increases. For low currents, the channel behaves like a normal ohmic resistance, and the device operates in the linear region of its characteristic curve (Figure 5c), where the drainto-source current I_{DS} is proportional to the drain-to-source voltage V_{DS} . As V_{DS} becomes more negative, however, the current eventually levels off or "saturates". The magnitude of current flow is now relatively independent of the drain-to-source voltage.

Depletion mode MOSTs operate in a similar manner except for the condition of zero gate voltage. Under this condition, the depletion mode MOST is turned on and conducts a finite value of drain current. This is due to the method of fabrication; a channel is formed in the device during






FIGURE 5. CROSS-SECTION OF MOS TRANSISTOR AND ASSOCIATED CHARACTERISTIC CURVES

the manufacturing process. It becomes necessary to reverse bias the gate in order to reduce the drain current to zero. This reverse bias causes the cross-sectional area of the channel to be reduced to zero; hence the source and drain regions become back-to-back diodes and only diode leakage current is present. The depletion mode device has certain characteristics which make it more useful as an amplifier.

The more detailed characteristics of both the enhancement mode and the depletion mode MOSTs are discussed in other sections of this report.

4.0 SUMMARY

A comparison of address selection methods using MOS transistors was made. The interconnections were minimum where individual word drivers were used for each line. The complete selection circuitry and the associated word drivers are located on the same memory plane as the word lines, hence reducing the stack interconnections considerably.

The circuitry interfacing with the plated wire elements was investigated extensively. This consisted of the word driver and sense amplifier circuits. The limitations of the MOS transistor as a high current switching device were analyzed in terms of its geometry and operating parameters. Data were presented to demonstrate that the projected improvement in geometry and processing of the MOS transistor could enable it to be used effectively as a word driver for a plated wire memory element.

The detailed analysis of an all-MOST differential amplifier was performed to determine its limitations as a memory sense amplifier. The common mode rejection capability, utilizing present devices, does not appear to be sufficient for large common mode voltages, although the future fabrication of devices with better control of g_m and r_d will certainly show considerable improvement.

Both the word driver and the sense amplifier functions can be accomplished with MOS devices as will be demonstrated by the feasibility memory to be fabricated during the next phase of the contract.

The reduction of interfaces within a monolithic MOST logic function was investigated. Interconnections and crossovers are accomplished by the

utilization of common diffused regions, diffused "tunnels", and multilayer conductors. Materials and techniques for performing the interconnection and insulation of conductors was investigated also. An additional reduction of interconnection interfaces can be accomplished by the utilization of monometallic interconnection systems. The two most promising approaches appear to be either an all aluminum system or an all gold system. Interface interconnections are further reduced by the utilization of the interconnection concepts developed under a separate contract for use in the MICPAK packaging technique.

The complete selection circuitry for 16 word drivers was designed and a possible chip layout configuration investigated. The selection circuit consists of a four-stage F/F address register, decoding logic, word drivers, and clock circuits.

The fabrication processes of single type MOSTs, and combinations of MOSTs and bipolar transistors were investigated. The major process steps are outlined within the text of this report. As the number of types of devices increases, the complexity of the fabrication processes also increases. The plated wire manufacturing process is discussed briefly, showing the nonexistence of any manufacturing incompatibilities between MOS Devices and plated wires.

The advantages of complementary MOST logic circuitry were investigated. The major advantages over single type MOSTs are a significant increase in operating speed and a considerable reduction in power dissipation.

The cycle time of a 1,000-word plated wire memory utilizing P channel logic and N channel amplifier MOSTs was calculated to be 2.5 microsecond with a power dissipation of approximately 45 watts.

A breadboard NDRO memory system was fabricated with 16 words of two bits each. The electronics was constructed of all MOS transistors and consisted of the address register, decoding logic, word drivers, sense amplifiers, data register, and timing and control. The memory operated at a clock rate of 100 kc.

5.0 PACKAGE COMPATIBILITY BETWEEN THE MEMORY AND THE MOS DEVICES

The plated wire memory elements and the MOS functional blocks are physically smaller than ferrite toroids and discrete transistors hence, they can be very compatible when contained in the same package. During the course of the study phase of this contract, no aspects of the overall package revealed any incompatibilities between the memory and the MOS devices. The memory organization and package configuration is discussed in more detail in the following paragraphs.

Several approaches to the memory organization were discussed in the third monthly report. The most efficient organization is shown in Figure 6. A 512-word 28-bit (26 active and 2 spares) is used for illustration. The nine address bits from the processor are broken into two groups. The five lower bits are used for word selection in each of the 16 selection circuits. The remaining four bits are decoded and used to select the individual selection circuit. Each selection circuit module contains a five-bit storage register, a decoding tree, and 32 word driver MOSTs. Each word line has its own word driver device instead of the normal selection diode. Each complete plane contains 128 memory words and all the associated selection circuitry. There is one multilayer board for each stack which contains the timing and control, module select, sense amplifiers, bit drivers, and any necessary buffer circuitry required between the memory and processor.

The size of the memory stack is dictated by the following parameters:

- 1. Sense wire spacing
- 2. Word line size and spacing
- 3. Sense line replaceability
- 4. Memory word expansion
- 5. External interface requirements
- 6. Grounding requirements.

The solution to the optimization of these parameters led to the design of a multilayer memory plane on each side of two multilayer substrate boards as in Figure 7. The substrate boards are hinged on the frame to provide direct accessibility to the MOS functional blocks and sense wires.




FIGURE 6. MOS PLATED WIRE MEMORY - 512 WORDS 26 BITS EACH




FIGURE 7. MEMORY STACK CONSTRUCTION

6.0 INTERCONNECTIONS OF MEMORY TO MOS DEVICES

The interconnection of the memory and the MOS devices involves both electrical and mechanical interfaces.

The two major areas of electrical interfacing is the Word Driver and the Sense Amplifier. The MOS word driver circuit has the responsibility of generating current pulses of relatively large magnitude (200 to 400 ma) and with fast rise times (typically 50 nanoseconds). The MOS sense amplifier has the responsibility of detecting a very small signal (typically 5 millivolts) which occurs simultaneously with noise in the range of 50 to 200 millivolts and amplifying it to the voltage level required of the logic circuitry. These two functions can be accomplished with MOS transistors as will be shown in this section of the report.

The mechanical interface involves the reduction of interconnections and the reduction of the intermetallic interfaces present in the remaining interconnections. These are discussed in Sections 7 and 8.

6.1 MOS WORD DRIVER

The limitations of the MOS transistor as a high current switching device can be analyzed in terms of its geometry and its operating parameters.

Any device used as a word driver must be capable of supplying a pulse of 200 to 400 ma of current with a rise time or fall time of 50 nanoseconds, since the readout of an NDRO plated wire memory element occurs during both the rise and fall time of the word current pulse. The output can be sampled at either time. The magnitude of the output is a direct function of rise time or fall time which is about 50 nanoseconds for a reasonable output. The word driver device considered during this phase of the program is an enhancement type P channel MOS transistor.

The MOS transistor parameters which have the greatest effect on the word driver performance are as follows:

- Drain current: I_D
- Input capacitance: C_i
- Drain-to-Source "On" resistance: Ron

- Power dissipation
- Device Size (area)
- Breakdown voltages.

The drain current must be of the magnitude of 200 to 400 ma to drive a plated wire memory element. It is desirable to keep the input capacitance as low as possible in order to obtain the fastest possible rise or fall time of the gate-to-source input voltage. The drain "On" resistance contributes to the I² R losses, current regulator requirements, and switching speeds. The maximum operating voltages are limited by device breakdown voltages. The device size and power dissipation dictates how many of these devices can be contained in a single integrated circuit chip.

Drain Current

The equation for the drain current capability of a MOS transistor is given by Sah (2) as:

$$I_{D} = \frac{\mu_{p} C_{G}}{L^{2}} \left[(V_{GS} - V_{T}) V_{DS} - \frac{V_{DS}^{2}}{2} \right] \text{ in amperes}$$
 (1)

where:

 $\mu_{\rm p}$ is the surface mobility of holes in cm²/volt-second.

 C_G is the gate to channel capacitance in farads.

L is the gate length (separation of drain and source) in cm.

 $\mathbf{V}_{\mathbf{GS}}$ is the input gate-to-source voltage in volts.

V_T is the turn-on threshold of an enhancement type MOS transistor in volts.

 V_{DS} is the drain-to-source voltage in volts.

The gate capacitance, C_G is the parallel plate capacitance of the gate electrode and the channel and is given as:

$$C_{G} = 0.08842 \frac{\epsilon_{r L W}}{t_{ox}} pf$$
 (2)

where:

 ϵ_r is the relative dielectric constant of the oxide

L is the gate length: cm

W is the gate width: cm

 t_{ox} is the oxide thickness: cm

Substituting for CG, Equation 1 becomes:

$$I_{D} = 0.08842 \times 10^{-12} \frac{\mu_{p} \epsilon_{r} W}{L t_{ox}} \left[(V_{GS} - V_{T}) V_{DS} - \frac{V_{DS}^{2}}{2} \right]$$
 amperes

The properties μ_p , ϵ_r , t_{ox} , and L are limited by the materials and processing techniques used in manufacturing the MOS transistors. Surface mobility, μ , is a function of the conditions existing at the silicon surface and within the gate oxide, which are very hard to predict and control. (3, 4, 5, 6)

The cited references (2 through 6) indicate that the surface mobility of holes can vary from 94 to $204 \frac{\text{cm}^2}{\text{volt-sec}}$ and the surface mobility of electrons can vary from 200 to $500 \frac{\text{cm}^2}{\text{volt-sec}}$. Therefore, an N channel MOS transistor with similar geometry should be able to handle approximately twice the drain current.

The dielectric constant of the gate insulator is fixed as a result of the use of silicon dioxide which has a dielectric constant of approximately 4.0. Present processes use an oxide thickness, $t_{\rm OX}$, of approximately 1000 Å, in order to obtain theoretical breakdown voltages up to 100 volts. The finished oxide surface is highly irregular, with many small areas which are considerably less than the desired 1000 Å thickness. These are the areas that limit the maximum usable gate voltage. This will also allow an increase in device drain current.

The gate length, L, of available devices is nominally 5 microns. This is an optimum value in keeping with present photolithographic techniques. Without pushing the state of the art gate lengths of 3 microns can be produced, and future processes should reduce this to 2 microns.

The gate-to-source threshold voltage, V_T , is not an inherent property of the basic material from which the MOS transistor is constructed, as is the case of the bipolar transistor. The bipolar base emitter threshold voltage is a function of the semiconductor material and doping. The MOS transistor threshold voltage is a function of the conditions existing at the semiconductor surface and within the gate oxide. Since these conditions are more a result of processing than material properties, the threshold voltage varies considerably from device to device (7). (A typical MOS transistor will have a value of V_T equal to 5 volts with a ± 1.0 to ± 1.5 -volt tolerance.) Therefore, the gate width, W, is by far the most practical method used today to control the final current handling capability of the MOS transistor.

The terminal characteristics of the optimum P channel word driver MOS transistor are:

Drain to source voltage: -25 Vdc

Gate to source voltage: -25 Vdc

Gate to drain voltage: -25 Vdc

Gate to source threshold voltage: -5 Vdc

Gate to source capacitance: 8 pf

Gate to drain capacitance: 5 pf

Drain to source capacitance: 5 pf

Drain to source "on" resistance: 12 ohms

This dictates a device with the following approximate geometrical dimensions:

 L_{GC} = Length of channel = 2.0 microns

L_{SO} = L_{DO} = Length of entire overlap of gate metalization over source region = 2.0 microns

 T_{GOX} = Thickness of gate oxide = 750 Å

 W_G = Width of gate (channel = 180 mils)

Chip size: 15 mils x 15 mils

A presently available P-channel MOS transistor capable of handling a maximum of 250 ma dc was examined in order to become more familiar with the device geometry necessary to handle this magnitude of drain current. (This device can handle current pulses in excess of 400 ma with power dissipation being the limiting factor.)

The General Instrument Corp. MEM517A was chosen for this purpose. The most important features of this device, other than the large value of drain current are:

- Drain to source voltage: -30 Vdc
- Gate to source voltage: -25 Vdc
- Gate to drain voltage: -25 Vdc
- Gate to source capacitance: 16 pf
- Gate to drain capacitance: 10 pf
- Drain to source capacitance: 10 pf
- Drain to source "on" resistance: 30 ohms
- Gate length: 0.45 mil
- Gate width: 180 mils
- Chip size: 45 mils x 45 mils

<u>Input Capacitance</u>. The input capacitance of a MOS transistor, together with the driving source impedance determine, to a great extent, the maximum switching speed of the drain current.

As discussed in the previous paragraphs, a MOS transistor capable of handling the required word current will have a very wide gate region which results in a large value of input capacitance (15 to 25 pf). The input capacitance consists of the active gate capacitance, the drain and source overlap capacitances, and the stray capacitance associated with the gate metalization which extends out over the body where external contact to the chip is made.

The sum of these capacitances is given as:

$$C_i = C_G + C_{GS} + (A-1) C_{GD} + C_{GB}$$
 (4)

where:

C; = total input capacitance

C_G = active gate capacitance (between gate and channel)

C_{GS} = capacitance between the source and that part of the gate electrode which overlaps the source region.

C_{GD} = Capacitance between the drain and that part of the gate electrode which overlaps the drain region.

 $(A-1)C_{GD}$ = Miller feedback capacitance

CGB = capacitance between that part of the gate electrode which extends out over the silicon body (substrate) and provides the bonding area for the external connection.

The locations of these capacitive elements within the silicon chip are shown in Figure 8. The input capacitance measures approximately 25 pf which is approximately equal to $C_{\bf i}$ of Equation 4, including the Miller effect. In current mode applications such as the word driver, the voltage gain is normally very low, hence the Miller effect becomes negligible. A MEM517A was cross-sectioned to determine its geometrical dimensions. A schematic diagram of the device cross-section is shown in Figure 9. The dimension designations and the measured values are:

L_{GM} = Length of gate metalization = 12.5 micron = 9.5 mils

L_{OX} = Length of gate oxide = 7.5 microns = 0.3 mil

L_{GC} = Length of channel = 3.5 microns = 0.14 mil

L_{SG1} = L_{DG1} = Length of lateral diffusion of source and drain respectively under gate oxide = 2 microns = 0.08 mil

L_{SG2} = L_{DG2} = Length of overlap of gate metalization over source oxide and drain oxide respectively = 2.5 micron = 0.1 mil

$$L_{SO}$$
 = L_{DO} = Length of entire overlap of gate metalization over source and drain regions respectively ($L_{SG1} + L_{SG2}$ and $L_{DG1} + L_{DG2}$) = 4.5 microns = 0.18 mil.

$$T_{OOX}$$
 = Thickness of gate oxide = 1000 \mathring{A} = 0.004 mil

$$T_{SOX}$$
 = Thickness of source oxide = 1000 \mathring{A} = 0.004 mil

$$T_{DOX}$$
 = Thickness of drain oxide = 1000 Å = 0.004 mil

From these measurements, the capacitive elements were calculated and are:

$$C_{GC}$$
 = Gate to channel capacitance = 5.7 pf

$$C_{in} = C_{GC} + C_{GS} + C_{GD} = 20.1 \text{ pf}$$

This value of $C_{\rm in}$ does not include the capacitance contributed by the gate protection zener. Taking the zener capacitance into consideration, the total input capacitance compares favorably with the measured value (25.5 pf). Since drain current is a function of gate to channel capacitance, $C_{\rm GC}$, only a small part of the total input capacitance contributes to drain current. The remaining capacitances are parasitic and degrading to circuit performance and should be minimized as much as practical. Tolerances associated with present day photolithographic techniques result in the large values of overlap capacitances. Future improvements should reduce this considerably.

The rise and fall times of the word driver drain current are a direct function of the input capacitance C_i and the driving source impedance. MOS transistors normally have negligible storage and delay times, therefore the drain current follows the voltage applied to the gate electrode. Since the driving source impedance is normally much greater than the values of r_D , r_S , and r_C , the equivalent circuit shown in Figure 10 can be reduced to a lumped capacitance C_i , as expressed by Equation 4. The composite equivalent circuit of the driving source and the MOS transistor can be represented by a simple RC network as shown

in Figure 11. Once the word driver device characteristics have been defined, the input capacitance becomes fixed. The maximum allowable driving source impedance can now be determined. For example, to obtain a word current rise and/or fall time on the order of 50 nanosec with a single MEM517A requires a driving source impedance of:

$$R_{gen} = \frac{50 \text{ nsec}}{4 \text{ C}_{i}}$$

$$= \frac{50 \times 10^{-9}}{4 \times 25 \times 10^{-12}} = 500 \text{ ohms}$$

This information can be used to define the geometry of the MOS transistor which drives the word driver device.

Word Driver Test Circuit. A word driver circuit was implemented as shown in Figure 12. The circuit was used to drive an actual plated wire memory element. Information was stored on the wire by use of a dc writing technique where a current is passed through the plated wire in either of two directions. A "1" or "0" is stored as a result of the direction of current flow. The NDRO mode of reading was utilized and the resultant output voltage waveform and the word current is shown in Figure 13. The magnitude of $\boldsymbol{I}_{\boldsymbol{W}}$ was 400 milliamps and was controlled by adjusting the supply voltage VDD2. The output voltage was approximately 17 millivolts. The value can be expected to be reduced to 8 to 10 millivolts under normal stack operating conditions where the stored bit becomes disturbed and the output signal becomes attenuated. The large rise time of the word current (I_w) was a result of the RC time constant associated with the 2.0 k ohm resistor and the input capacitance of the MEM517As. Since the "on" resistance of the MEM520 is typically 250 ohms, the capacitance discharges very rapidly, and a 50 nanosecond fall time of the word current is obtained. It is during this fast fall time that the output of the plated wire is sensed. This circuit illustrates the duty cycle problem inherent when only P channel devices are used. In order to obtain the proper output voltage swing, the load resistor must be at least 10 times as large as the "on" resistance of the active MOS device. This results in a long RC time constant, hence a low duty cycle. The use of complementary (N channel and P channel) enhancement mode MOS transistors allows a more efficient circuit to be mechanized as illustrated in Figure 14. The on resistance of both MOSTs is on the order of 250 ohms, providing a short RC time constant during both turnon and turn-off of the word current transistor. The word current pulse

and the output signal are shown in Figure 15. As can be seen the use of complementary MOSTs allows the memory to operate at a faster cycle time. The overall cycle time (including address and decoding logic) of a large memory may be reduced from about 8 to 10 microseconds to about 2 to 4 microseconds.

6.2 MOS SENSE AMPLIFIER

The requirements of a circuit to amplify the small, high frequency output of a plated wire memory stack into a usable logic level signal, can be summarized as follows: Each data signal is typically a few millivolts in amplitude and generally contains a fundamental of at least 20 MHz. The amplifier must be capable of rejecting large common mode signals both during and before signal time. The largest transient signal occurs prior to "read-time" as a result of a preceding "write" or "store" operation. Naturally, the circuit must recover from these input transients in order to accept the next data output signal. Since the operating output signals from a memory sense line cannot be predicted on a repetitive basis, the amplifier requirements are more of a quasi-transient nature.

A common, straightforward approach to the design of this circuit is a dc-coupled, differential amplifier. This approach minimizes the number of associated discrete components, thus resulting in minimum interconnects and package size. Direct coupling the stages of the amplifier also improves the recovery characteristics of the circuit. This improvement is simply a result of the much lower inter-stage RC time constant. As usual, however, a trade-off between this advantage and the dc offset problem must be considered. Offset is a result of differences in the linear region characteristics of the individual stage devices, i.e., in the case of the FET's the quiescent levels of the drains are important. Naturally, the offset of one stage will affect the operating point of the following stage. In all direct coupled differential amplifiers this problem is minimized by matching devices; however, the remaining value is referred to the input in order to evaluate its significance in the application. The worst case memory stack output must be capable of overcoming the amplifier's input offset and provide enough signal to be amplified to the detector to the trigger level.

Typical Amplifier Specifications:

Operating temperature range: -55°C to 125°C

Voltage supply tolerance: ±5 percent

Voltage gain: 6000 to 8000 volts/volt

Operating frequency range: 0 to 20 mHz

Common mode rejection ratio: 1000:1 (to 1V)

Common mode frequency range: 0 to 20 mHz

Minimum input voltage range: 1 to 10 mv

Offset (referred to input): 1 mv

The most difficult specification to meet, using MOS devices, is the common mode rejection ratio. To obtain common mode rejection, a balanced circuit such as a differential amplifier is required. In a differential amplifier the first stage must provide the common mode rejection since differential signals at the output of the first stage that are caused by common mode input signals are indistinguishable from differential outputs caused by differential inputs. Therefore, the common mode rejection ratio of a differential amplifier depends upon the symmetry of the first stage of the differential amplifier. For the circuit shown in Figure 16, it was shown in the 5th monthly report that the common mode rejection ratio is limited by

CMRR =
$$(1 + \mu) \left(\frac{\mu}{\delta \mu} \right)$$

where μ is the average voltage gain, $\delta\mu$ is the deviation of μ from the average in each side. For a common mode rejection ratio of 1,000 the change in voltage gain must be less than

$$\frac{1 + \mu}{1,000}$$

$$\frac{\delta \mu}{\mu} = \frac{\delta r_{\rm d}}{r_{\rm d}} + \frac{\delta g_{\rm m}}{g_{\rm m}} \le \frac{1 + \mu}{1,000}$$

The μ is usually less than 30 so that

$$\frac{\delta \mu}{\mu} = \frac{\delta r_{\rm d}}{r_{\rm d}} + \frac{\delta g_{\rm m}}{g_{\rm m}} < 0.03$$

Obtaining a three percent match in voltage gain is unrealistic at the present time especially with an integrated MOST circuit. Other unbalances in circuit parameters will also decrease the common mode rejection ratio so that a slightly tighter specification on μ would be required in an actual circuit.

Another factor which affects the design is the bandwidth. For an MOS transistor the maximum bandwidth is approximately.

$$f = \frac{1}{2 \pi R_L \left[C_{ds} + C_{dg} + C_i \right]}$$

where C_{ds} is the drain to source capacitance, C_{dg} is the drain to gate capacitance, C_i is the input capacitance to the next stage, and R_L is the load resistor. The approximate gain that can be obtained with one stage is:

$$G = g_m R_L$$

The gain bandwidth product is

GBW = Gf =
$$\frac{g_{m}}{2\pi \left[C_{ds} + C_{dg} + C_{i}\right]}$$

Using typical values for $C_{\mbox{dg}},\ C_{\mbox{ds}},\ \mbox{and}\ C_{\mbox{i}}$ of 0.5, 1.5 and 6 pf's respectively gives

GBW =
$$(g_m) (2) 10^{10}$$

For a bandwidth of 20 MHz

$$G = g_m \times 10^3$$

At the present time the transconductance is between 5 and 10 millimhos for the values of capacitance that were assumed. The gain per stage is between five and ten and $R_L\cong 1$ K $\Omega.$ Thus at least four stages are required, and probably five will be necessary, to meet the gain requirements.

The above considerations indicate that a differential amplifier meeting all the requirements listed is not feasible at the present time. Additional effort in reducing the variations in the MOST parameters could lead to a practical differential type sense amplifier.

An approach to a sense amplifier which appears to be more practical is shown in Figure 17. In this approach the desired common mode rejection ratio is obtained with balum transformers. Obtaining the common mode rejection in this way permits the use of a single-ended amplifier. To obtain a gain of 8000, five stages are needed. Several features of the single-ended amplifier are:

Biasing - an enhancement mode MOS transistor is easy to bias with a single drain to gate resistor.

<u>Drift</u> - MOS transistors are noted for high drift rates. Therefore, the dc gain must be much less than the ac gain. Two methods are available for reducing the dc gain: ac coupling, and dc feedback. AC coupling is shown in Figure 17 since dc feedback has the disadvantage of requiring the feedback path to have a very low cutoff frequency. The low frequency break would occur at about 100 Hz. DC feedback around each stage is an alternative method that could be used, but it would require more parts that are more difficult to integrate.

Strobing - a five stage sense amplifier would present problems in strobing since each sense amplifier may have a different time delay. The strobe pulse must arrive at the amplifier at the proper time to block the read noise and pass the signal.

Recovery - an ac coupled sense amplifier requires time to recover from large differential signals that occur during the "write" mode. The recovery time depends upon the coupling capacitors and the saturation impedance levels.

Assuming the gain and bandpass requirements could be met, the remaining general problem areas are in interstage coupling, frequency stability, and threshold drift. If the drift characteristics cannot be more closely controlled, the amplifier would necessarily need to be RC coupled. As previously mentioned, this coupling technique is undesirable where large input transients can be expected. With the use of a more stable gate insulation such as silicon nitride, the device's drift characteristics may be more closely controlled.

The gain-bandwidth (GBW) product may be increased by the optimization of the device geometry. The gain-bandwidth product is given as (8).

$$GBW = \frac{g_{m}}{2 \pi C_{T}}$$
 (7)

where:

for a single stage amplifier: $C_T = C_{DG} + C_{DS}$

for several cascaded stages: $C_T = C_{DG} + C_{DS} + C_{GS}$

It can be shown that the GBW product is inversely proportional to the gate length. By reducing the gate length by a factor of 2; g_m , and as a direct result, GBW will be increased by a factor of 2. Other factors which can be used to increase the GBW product are: N channel transistors have a carrier mobility factor at the surface which is greater than that of a P channel device by at least a factor of 2; gate-to-source overlap capacitance can be minimized by the use of more accurate photolithographic techniques; the gate-to-drain capacitance (which is the familiar Miller feedback capacitance) can be minimized by using a depletion mode device which has the gate electrode offset from the drain region; and drain to source junction capacitance can be minimized by the reduction of the drain surface area. The implementation of all these factors tend to indicate that the GBW of a multistage MOS transistor amplifier could be increased by a factor of 2 to 5. This should provide an N channel device with the following parameters:

Breakdown voltages: 30 Vdc minimum

 g_{m} , transconductance: 12,000 μ mhos

C_{DG}, drain to gate capacitance: 0.1 pf

 C_{DS} , drain to source capacitance: 0.8 pf

C_{GS}, gate to source capacitance: 3.4 pf

GBW, gain bandwidth product: 450 mc

SOURCE METALIZATION

Si0₂

C_{GS}

C_{GS}


C_G

C_{GD}

C

FIGURE 8. CROSS-SECTIONAL SCHEMATIC DIAGRAM OF A MOS TRANSISTOR CHIP SHOWING THE LOCATION OF CAPACITIVE AND RESISTIVE ELEMENTS





L_{CM} - LENGTH OF GATE METALIZATION.

L_{OX} - LENGTH OF GATE OXIDE.

 ${\bf L_{SG1}}$ - Length of Lateral Diffusion of source under gate oxide.

 ${\bf L_{DG1}}$ - Length of lateral diffusion of drain under gate oxide.

 ${
m L_{SG2}}$ - Length of overlap of gate metalization over source oxide.


 ${
m L_{DG2}}$ - Length of Overlap of gate metalization over drain oxide.

 ${\rm L}_{\rm RC}$ - Length of Channel.

L_{SO} - LENGTH OF ENTIRE OVERLAP OF GATE METALIZATION OVER SOURCE REGION

 ${f L}_{{f D}{f O}}$ - Length of entire overlap of gate metalization over drain region

FIGURE 9. CROSS-SECTIONAL SCHEMATIC DIAGRAM OF GENERAL INSTRUMENT'S MEM517A SHOWING GATE METALIZATION OVERLAP OF SOURCE AND DRAIN



where: r_{GS} = Gate-to-Source oxide leakage resistance

C_{GS} = Gate-to-Source capacitance (includes the capacitance contributed by the extension of the gate contact region and over the body).

 C_G = True Gate-to-Channel capacitance

r_c = Channel resistance

C_{GD} = Gate-to-Drain overlap capacitance

r_d = Dynamic drain resistance

rs = Resistance of source region and ohmic contact

 r_D = Resistance of drain region and ohmic contact

C_D = Drain-to-Body (or source) capacitance

FIGURE 10. EQUIVALENT CIRCUIT OF A MOS TRANSISTOR

1066-211A




FIGURE 11. COMPOSITIVE EQUIVALENT CIRCUIT OF A HIGH CURRENT MOS TRANSISTOR AND ITS DRIVING SOURCE IMPEDANCE USED TO DETERMINE OUTPUT CURRENT RISE AND FALL TIMES




FIGURE 12. SCHEMATIC DIAGRAM OF MOS TEST CIRCUIT USED TO DRIVE THE PLATED WIRE MEMORY ELEMENT




FIGURE 13. PHOTOGRAPH OF WORD CURRENT WAVEFORM AND SENSE VOLTAGE WAVEFORM OBTAINED WITH THE ABOVE CIRCUIT

0766-288A




FIGURE 14. SCHEMATIC DIAGRAM OF COMPLEMENTARY MOS TRANSISTOR WORD DRIVER




FIGURE 15. PHOTOGRAPH OF WORD CURRENT WAVEFORM AND SENSE VOLTAGE WAVEFORM OBTAINED WITH THE ABOVE CIRCUIT

► 50 NSEC/DIVISION




FIGURE 16. MOST DIFFERENTIAL AMPLIFIER




FIGURE 17. AC COUPLED MOST SENSE AMPLIFIER

7.0 INTERCONNECTION OF MOST LSIs AND PLATED WIRE

Once the interconnection system has been solved at the LSI chip level, it becomes desirable to provide a compatible system of external interconnections so that circuit continuity is provided with a minimization of metallic interfaces. The LSI interconnection system is discussed in more detail in Section 8. The technique presently being developed is compatible with an all-aluminum interconnection system.

Honeywell has developed a technique for depositing aluminum on a polyimide, "H", film. This development (partially funded by NADC and RADC development contracts) has proven the feasibility of using vapordeposited aluminum conductors on a supporting polyimide film to perform this interconnection. Polyimide film is similar to Mylar in properties except it can withstand all process temperatures encountered in integrated circuit assembly. The application of this technique to the interconnection of integrated circuits is shown schematically in Figure 18. Briefly stated, the process is:

- 1. Evaporate the conductor onto the film.
- 2. Photoetch the desired interconnect pattern into the conductor metal in a manner analogous to making flexible printed circuits.
- 3. Bond the aluminum conductors on the film to the contact pads on the chip using thermo-compression or ultrasonic bonding.
- 4. Electrically test the chip/lead film assembly.
- 5. Package completed assembly.
- 6. Assemble the packaged circuits onto the anodized printed wiring board (PWB) and attach the lead film conductors to the pads on the substrate.

The use of a polyimide film as a lead support material is discussed in Section 8.

^{*} Manufactured by DuPont under the trade name of KAPTON.




FIGURE 18. MONOMETALLIC INTERCONNECTION TECHNIQUE FOR THE ELIMINATION OF CONDUCTOR INTERFACES

Advantages of Film-Supported Leads - The principal advantages of this technique are:

- 1. Elimination of flying leads gives support to leads.
- 2. Prepositioning of leads, eliminating alignment of each individual lead.
- 3. Testing before assembly is packaged will substantially reduce cost by eliminating rejects after packaging.
- 4. Several chips can be attached to the lead film with interconnections provided between chips as well as for external connections. Circuit crossovers are the major limitation on the number of chips that can be attached within a single package.
- 5. The film supported leads along with an anodized aluminum printed wiring board provide a completely monometallic interconnection system.

A plated wire memory plane can be assembled in the same manner as shown in Figure 18. Sufficient space may be allotted on the printed wiring board for the placement of the plated wires and word straps. All the LSIs required for the operation of a single plane can be mounted alongside the memory devices. The interconnection of the LSIs is provided by thin film aluminum conductors which have been deposited on the anodized surface of the aluminum plate. By plating the ends of the memory wires and word straps with a thin film of aluminum, an aluminum-to-aluminum bond can be made between the memory wires and the PWB. Therefore the interconnections between the MOST LSIs and the memory wires is performed by a system completely free of bimetallic interfaces.

8.0 TOTAL REDUCTION OF INTERFACES AND INTERFACE CONNECTIONS

The reduction of interfaces within the memory system envolves all of the following areas:

- 1. The circuit organization and layout
- 2. The interconnection of MOS devices within a single chip

- 3. The circuit package
- 4. The interconnection of MOS circuitry and the plated wire stack.

The first three areas are discussed in this section of the report and the fourth area is discussed in Section 7.

8.1 CIRCUIT ORGANIZATION AND LAYOUT

The area allowing the most progress toward the reduction of interfaces is the circuit organization and chip layout. Each MOS chip should contain as much circuitry as practical, being limited only by power dissipation and/or pinouts. The word driver selection circuitry is used to describe how interfaces and interconnections can be reduced at the chip level. The complete address selection circuitry (including address register, decoding logic, word drivers, and clock circuits) for 16 words is shown schematically in Figures 19 and 20. The selection circuitry can be expanded to 32 or 64 words by utilizing larger area chips. The circuit is constructed entirely of P channel MOSTs, all contained within the same silicon chip. The address decoding is mechanized with both series logic and parallel logic. The series decoding logic is illustrated in Figure 19 where the four MOSTs associated with each address are connected in series. The parallel decoding logic is illustrated in Figure 20 where the four MOSTs are connected in parallel. The series decoding has the advantage of requiring fewer MOSTs and less chip area for its implementation.

The four-stage address register has been included as part of the selection circuitry for two reasons: (1) the total number of conductors into the memory stack is reduced considerably and as a result the number of interfaces and interconnections is reduced, (2) the drive requirements imposed upon the address register are reduced considerably. A memory plane will contain one of these modules for each 16 words and only one wire for each address bit will be wired into the plane instead of one wire per word, hence reducing interconnections considerably. An additional logic signal will be required to select the proper module and this signal is coupled into the "Module Select/Read Pulse" circuit.

The decoding logic will be relatively slow due to the high impedance of the MOSTs used (the higher impedance MOSTs require less chip area), hence the turn-on time of the output word driver would be much greater

than the required 50 nanoseconds. The 50 nanosecond current fall time is accomplished by the use of a high speed Read pulse which is gated with the decoding logic and the module select signal to turn the word driver off.

The first approximation to the chip size for a 16-word function is shown in Figure 21. Each small block indicates the area required for the respective circuit. It appears entirely feasible that the complete selection circuitry could be contained on a chip 190 mils by 225 mils. A chip of this size can be produced with reasonable yields in the not too distant future. The larger area chips required for 32 and 64 words should become practical within the next two years.

The decoding logic was laid out into more detail as shown in Figures 22 and 23. The individual MOSTs are shown along with the address signal lines. The layout is not drawn to scale and is used for illustration only. It can be seen that the decoding logic can be mechanized with no crossovers, which reduces potential interfaces within the chip.

8.2 REDUCTION OF MOST INTERFACES


The advent of large scale integration (LSI) allows complete functions to be contained within a single chip. Chips containing 1,000 to 2,000 logic type MOS devices become feasible. This reduces the number of interconnections significantly. For example, consider the selection circuitry for 16 words shown in Figure 19. To implement this with normal integrated circuits would require approximately 23 flat-packs of 14 leads each. Fabrication of the complete circuit within a single chip reduces the number of external leads from 182 (for the 23 flat-packs) to 30 for the LSI version, which amounts to a reduction of approximately 85 percent. Increasing the complexity from 16 words to 32 words would allow an even greater reduction. The intraconnections within a device of this complexity is accomplished by a combination of:


Common diffused drain and source regions.


Diffused crossovers (crossunders or tunnels).


Multilayer interconnections on the passivated surface of the chip.

These are discussed in the following paragraphs.












FIGURE 21. SELECTION CIRCUIT CHIP - 16 WORDS




FIGURE 22. CHIP LAYOUT OF FOUR-BIT SERIES DECODING





FIGURE 23, CHIP LAYOUT OF FOUR-BIT PARALLEL DECODING


Common Diffused Regions. The MOSTs within the same logic gate may be interconnected by a common diffused region. This is illustrated in Figure 24a where the drain of Q4 and the source of Q3 are contained within the same diffused region. This is also true of the drain and source of Q3 and Q2 and the drain and source of Q2 and Q1. This same figure compares the number of metal-to-silicon interfaces contained in a MOST integrated circuit chip to that of a similar bipolar chip (Figure 24b). There are three metal-to-silicon interfaces in the MOST chip and 18 in the bipolar chip. This is a significant reduction.

Diffused Crossovers. These are sometimes referred to as "crossunders" or "tunnels". In even the simplest integrated circuit it is not always possible to eliminate crossovers. This can be provided by a high concentration diffused region as illustrated in Figure 25. Two conductors, "a" and "b" must cross each other. A P-type isolated region is diffused in the chip during the source and drain diffusion. Contact windows are opened over the left-hand and right-hand sides of the P region in the SiO₂. Circuit continuity for conductor "a" is provided by the diffused P region, hence a "tunnel" is formed. Conductor "b" crosses over the P region as shown and the insulation between "a" and "b" is provided by a thin layer of SiO₂.


The disadvantages of the diffused crossover are increased series resistance and increased stray capacitance. The sheet resistance of a typical source and drain diffusion varies from approximately 100 to 200 ohms per square. This can be reduced to less than 10 ohms per square by an additional P+ diffusion step. The stray capacitance is contributed by the junction capacitance between the P region and the N type substrate. Both of these components tend to reduce circuit speed and increase power dissipation.


Multilayer Interconnections. As the circuit complexity of the chip increases all crossovers cannot be made with the above techniques. More than a single layer of crossovers is required. The interconnections within an LSI are comparable to those of present day multilayer boards. It then becomes necessary to develop a microminiature version of multilayer interconnections which can be deposited on the semiconductor surface and made an integral part of the completed circuit. This required a highly compatible system of metals and insulators.





(a) MOST 3-INPUT NAND GATE





(b) BIPOLAR 3-INPUT NAND GATE

FIGURE 24. A 3-INPUT NAND GATE CONSTRUCTED WITH BOTH BIPOLAR DEVICES AND MOS DEVICES. (THE METALTO-SILICON CONTACTS ARE MARKED WITH AN "X".)




FIGURE 25. CROSS-SECTION OF A SILICON MOST CHIP SHOWING THE DIFFUSED CROSSOVER TECHNIQUE

The problems associated with utilizing the bimetallic system of gold and aluminum in the interconnection and packaging of transistors and integrated circuits has compelled the industry to develop monometallic systems. A monometallic system becomes even more desirable in the development of multiple layers of conductors on the surface of the silicon chip. The two most practical monometallic systems are all-aluminum and all-gold.

Both of these systems are presently being successfully used by the semiconductor industry in the fabrication of transistors and integrated circuits. The following paragraphs discuss some of the properties of the above systems and some of the methods for providing insulation between conductor layers.

Aluminum has the advantages of adhering well to silicon and silicon dioxide. It is easily evaporated to form a wide range of layer thicknesses; it is a good electrical conductor. It is easily etched with conventional photoresist techniques. It can be bonded by either wedge thermocompression bonding or ultrasonic bonding, and is fairly corrosion resistant. (9) Aluminum also has some shortcomings. A thin layer of oxide rapidly forms on the surface of the aluminum conductor and this requires the bonding process to be very precisely established and controlled to obtain strong bonds between the aluminum film and the aluminum wire. Aluminum requires a completely hermetically sealed package since continued exposure to air, moisture, and other contaminants causes a gradual deterioration of the bonds and thin film conductors. It reacts with the silicon dioxide surface to create inversion layers in the underlying silicon which could be a problem in MOS devices. (The thickness of the SiO2 layer can normally be made thick enough so that the inversion effects are negligible.)

Gold has the advantages of being completely corrosion resistant, it is easily bonded by thermocompression techniques; it is easily evaporated or sputtered, it is a good electrical conductor; and it is easily etched. (9) Gold, too, has its shortcomings. It does not adhere well to SiO2 and it reacts with silicon at the eutectic temperature of 370°C. These two problems make it necessary to have an underlying metal layer between the gold and/or silicon and silicon dioxide. Molybdenum and chromium are the two most practical choices. Either one forms a compatible system with gold and silicon. The gold system, using molybdenum as the underlying metal, is fabricated as follows. Molybdenum is deposited on the semiconductor surface by either electron beam evaporation or sputtering. Contact to the silicon is provided in those areas where openings have been opened in the silicon dioxide. Gold is next evaporated over the surface, making good contact with the previous layer of molybdenum. The interconnection pattern is formed by using conventional photoresist techniques and a two step etching process.

The gold interconnect system is presently being pursued for use in LSI circuitry requiring more than a single layer of conductors.

Types of insulating layers investigated and being pursued consist of both organic and inorganic materials. Specifically, they are photoresist, lead monoxide, and silicon monoxide.*

A limited amount of work was performed to determine the feasibility of using photoresist as an insulting medium. A three to four micron film of KTFR was applied to a standard metallized wafer and exposed without a mask. The coated wafer was vacuum baked at 250°C and then 20,000 Å of aluminum was evaporated over the surface. The completed wafer was stored at high temperature to determine if the photoresist would provide insulation between the aluminum layer on top and the metallized devices below. After three days at 300°C, the insulation was still good. The temperature was increased to 325°C, and at the end of 13 days short circuits began to appear as a result of the decomposition of the photoresist. The results indicate that multilayer conductors using photoresists for insulation are probably feasible at lower temperatures and thicker insulating films.

The effort to use lead monoxide (PbO) as the insulating medium was terminated because all of the etchants used to etch the aluminum conductors also attacked the PbO. Aluminum conductors were used in the above investigation because the process for the gold interconnection system has not been completely established.

^{*} This effort was supported by funds available under a separate contract.

The present multilayer interconnection system being developed consists of SiO as the insulating medium and gold as the conductors with chromium or molybdenum as the underlying metal. The development is in such an early stage that no conclusive results are available, but there are no apparent reasons that the system cannot be perfected.

8.3 AN INTERFACE-FREE PACKAGING CONCEPT

Introduction

A concept for the reduction of interface connections has been conceived and investigated. The concept was implemented in the form of a molecular integrated circuit package (MICPAK) which will interconnect many discrete integrated circuit elements on a single substrate without introducing undesirable interfaces normally found in more conventional packaging.*

In electronic circuit design, two dissimilar packaging interconnection problems are evidenced by digital and analog circuits. In digital circuitry the power requirements are usually low, but the quantity and complexity of interconnection systems can be very large.

Analog circuitry, however, frequently dissipates relatively large amounts of power and presents problems in feedback and shielding, while having straightforward simple interconnection systems.

In the MICPAK concept both of these areas are adequately considered. The substrate is designed with a built-in, low resistivity ground plane over which are routed the electrical circuit conductors formed by conventional photoetch techniques used in the semiconductor industry. This approach provides a comparable technology at the subsystem level to that previously provided at the device components level. The conductor lead inductance, capacitance to ground, resistance, etc., can be optimized for each specific conductor in the circuit.

The material used for the substrate is a high density magnesium oxide which has a layer of metal fused to it to form a ground plane and input/output termination pads. Over this metal film is deposited a dielectric film of silicon monoxide which serves to insulate the subsequent interconnection plane from the ground plane.

Processing of the various planes involved is accomplished by means of photoetching techniques similar to those of the semiconductor industry. A layout is made from which a graphic art drawing is cut to a high degree of precision. This graphic art work is made 50 to 100 times scale and reduced to photo emulsion on a glass plate. Figures 26 through 28 show the substrate, SiO and conductor layout drawings. The conductor plane

^{*} A large part of this effort was supported by the NAVAL AIR DEVELOP-MENT CENTER under contract number N62269-3118.




FIGURE 26. SUBSTRATE SKETCH

A6804-071

FIGURE 27. SiO MASK LAYOUT

A6604-070




FIGURE 28. CONDUCTOR LAYOUT

is produced by evaporation of a metal film over the SiO which is then etched to the required configuration. Where connection to the ground plane is required the SiO will have previously been etched to produce a window, when the conductor film is evaporated over the SiO the windows will provide electrical connection from the circuit path to the ground plane. Reliability of this connection is assured by alloying the two metals at an elevated temperature.

The integrated circuit dice are mounted in the channels provided by the substrate. The substrate channels are shown in Figure 26 and a cross-sectional view of the mounted dice is illustrated in Figure 29. A feasibility package containing an 8-stage binary counter is shown in Figure 30.

Interconnection Interfaces

A significant failure mode in microcircuitry has been the connection interface between the circuit path and the interconnection lead or conductor. Although basic to electronic equipment fabrication, it is not always recognized that a typical solder connection (Figure 31 shows lead to printed circuit board conductor) has an interface between the conductor and the solder, and another between the solder and the component lead. In Figure 32 (which shows an actual photograph of an eyeleted pc board) there are interfaces between the conductor to solder to eyelet to solder to component lead. Since each interface constitutes a connection, it is the number of interfaces which affect the reliability.

The considerable reliability improvement which has resulted from the introduction of welded interconnection techniques is due in large measures to the reduction in the number of interfaces. Figure 33 shows the weld of a gold plated dumet wire and a nickel ribbon. Although a satisfactory joint was made, an interface can be seen completely across the junction and is typical for this type of interconnection technique. Thermal compression bonding, another microattachment technique, has characteristics similar to those of the welded technique as shown in Figure 34. The number and type of interfaces determines the reliability.

A single NAND circuit was analyzed for various interface connection techniques. For the soldered techniques, 130 interfaces existed; for the welded techniques, 94 interfaces; and for an integrated circuit device with thermal compression bonds, 14 interfaces were required to provide connection to associated circuitry.




FIGURE 29. CROSS-SECTIONAL VIEW OF A SILICON DICE MOUNTED IN A CHANNEL OF THE SUBSTRATE

A6604-064




FIGURE 30. COMPLETELY ASSEMBLED PACKAGE PRIOR TO SEALING




FIGURE 31. PRINTED CIRCUIT BOARD SOLDERED CONNECTION
A6402-181-1




FIGURE 32. EYELETED BOND




FIGURE 33. WELD BOND




FIGURE 34. THERMAL COMPRESSION BOND

Intraconnections


In the development of semiconductor technology, a new term, intraconnections, describes a process of connection of two or more points or elements in a circuit in such a manner that the separate connection elements are diffused with NO INTERFACE or change in material composition.

The application of intraconnection techniques to subsystem packages accommodating a variety of separate circuit devices or functions would result in ultra-reliability previously available only within the single integrated circuit device itself. This approach was pursued successfully by producing a highly localized diffusion of the metal film used as the lead wire to the circuit film on the device as substate. The object of the diffusion bonding process is to cause the two individual conductor materials to become homogeneous, that is, to become a single monometallic, monolithic electrical conductor. This can be achieved by means of a controlled selective diffusion process resulting from a very precisely controlled cycle, using relatively thin films (5,000 Å - 100,000 Å).

The conductor material used is a high purity aluminum that is coated onto a conductor support material. This is better understood by referring to Figure 35 which shows a typical diffused joining of the two materials. Figure 35a shows an aluminum conductor on a silicon substrate, and also an aluminum conductor coated onto a conductor support. When the conductor lead is molecularly joined to the conductor on the substrate, the two materials (Figure 35b) diffuse with no detectable interface or composition change. Figure 36 is a microphoto of an actual sectioning of a typical diffused junction produced at Honeywell by this method. No interface is detectable; the material support-lead aluminum coating and substrate conductor have fully diffused; and the lead-support material has also alloyed with the conductor lead. The result is a highly reliable and mechanically strong intraconnection.

Circuit Conductors

The interconnection problem can be largely related to the problem of providing simple reliable crossovers. A crossover requires that circuit paths occur on two planes. In a printed circuit board the two sides of a board with appropriate feedthroughs provide this; in some miniature packages a small wire jumper or flying lead provides the crossover. All of these techniques however require interface connections and additional processing steps. The circuit crossover is accomplished in MICPAK by conductors located in the substrate channels.






FIGURE 35. SKETCH OF MOLECULAR BOND

A6402-180-1




FIGURE 36. MICROPHOTO OF MOLECULAR BOND

The channels in the substrate are pressed with the sides formed to a 45-degree angle. This configuration allows the circuitry to be formed continuously both on the surface of the substrate and down into the channels. At each device lead connection the conductor terminates on the substrate at a termination pad. A crossover can therefore be effected by approaching the channel, dropping over the edge and coming back up at a suitable location. This way the circuit path actually occurs on two planes but as may be seen from a top view, from a fabrication viewpoint the circuit is produced in a single step operation with no requirement for an interface since the conductor is continuous.

Interconnection "H" Plane Circuitry

With the die located in a channel a gap exists between the circuitry terminal pads on the substrate and the terminal pads on the die. In practice this gap is approximately 0.010-inch in width and since the conductor films are so thin, requires that they be adequately supported over this area. The three major considerations are those of adequate alignment of the conductor circuitry to the die terminations (16 terminations on a die only 30 x 35 mils are possible), consideration of the thermal expansion characteristics, and diffusion bonding of the various conductors. The conductor support film consists of a polyimide film produced by DuPont called Kapton, or more frequently referred to as "H" film. This material is noted for its inertness and stable high temperature properties. The film is metallized and subjected to photoprocessing techniques to produce conductor circuitry which will precisely align with that of the circuit die terminations and also those of the substrate. In general the assembly process consists of diffusion bonding the various die conductors to the "H" film, then mounting the "H" film-die assembly and bonding film conductors to the substrate. This assembly is illustrated in Figure 29. Although there are differences in the coefficients of expansion of "H" film and the other materials, the yield strength of the material permits its use over the temperature range.

Diffusion Bonding

The technique utilized for forming the interface-free bond between the dice and the interconnecting conductors is illustrated in Figure 37. It involves placing the aluminum film side of the metallized H-film in contact with the metallized silicon chip or substrate and simultaneously applying heat and pressure. It is virtually the same as the classic

PRIMARY ENERGY SOURCE
SUBSTRATE HEATER

SOLID BONDING TIP

FILM SUPPORTED
LEADS

SILICON CHIP (OR SUBSTRATE)

DEPOSITED
ALUMINUM
FILMS

DIFFUSION BOND

FIGURE 37. H-PLANE DIFFUSION BOND CONCEPT

thermocompression bond. The control parameters were found to be as follows:

Substrate Temperature 360°C

Bonding Tip Geometry 0.004-inch diameter

Bonding Time 10 to 15 seconds

The only source of heat was the substrate heater.

Package Configuration

A complex subsystem package configuration will be defined primarily by: (a) the complexity of the circuit devices and therefore the interconnection system, (b) the number of connections to the outside world (other subsystems or packages outside of the package proper), (c) the area required for the conductor circuitry itself (this includes void areas between circuit conductors). These three items form an optimized relationship to each other.

The complexity of the circuit device is related packaging-wise to the area of the device and the quantity of lead terminations to the device. These lead terminations will be related to the leads required to go to the outside world and will frequently run to 50 or 100 leads for a 1 by 3/4-inch size substrate. A consideration of individual wires or lead ribbons placed serious handicaps on the construction, bonding, and yield of the package. These lead terminations have been made an integral part of the substrate package, providing electrical continuities through the hermetic seal and since the metal is fused to the ceramic substrate there is no danger of the conductor lifting and allowing leakage of the package. A 70-lead package is illustrated in Figure 38.

Future Circuit Packaging

The interface-free techniques discussed above are applicable to the packaging of Large Scale Integrated (LSI) circuits. LSIs are monolithic integrated circuits containing typically 100 to 200 logic gating functions. These monolithic chips can vary in size from 50 mils in a side to 500 mils on a side. By utilizing diffusion bonding of aluminum to aluminum conductors deposited on "H" film complete LSIs can be packaged as shown in Figure 18. The illustration uses a typical integrated




FIGURE 38. A 70-LEAD INTEGRATED CIRCUIT PACKAGE

circuit but the same concept applies to LSIs with 50 to 100 pinouts. The assembly process, briefly stated, is:

- 1. Evaporate the conductor onto the film.
- 2. Photoetch the desired interconnect pattern into the conductor metal in a manner analogous to making flexible printed circuits.
- 3. Bond the aluminum conductors on the film to the contact pads on the chip using thermocompression or ultrasonic bonding.
- 4. Electrically test the chip/lead film assembly.
- 5. Package completed assembly.
- 6. Assemble the packaged circuits onto the anodized printed wiring board (PWB) and attach the lead film conductors to the pads on the substrate.

The film supported leads along with the anodized aluminum printed wiring board provides a completely interface-free interconnection system.

The use of LSIs and film supported leads increases the reliability of the system considerably.

9.0 MANUFACTURING COMPATIBILITY OF THE MAGNETIC WIRE AND THE MOS DEVICES

The results of this contract have shown plated wire memories with MOS electronics to be entirely feasible. Nowhere do the results indicate the existence of any manufacturing incompatibilities between the plated wire and the MOS devices. Instead, their manufacturing methods indicate a very high degree of compatibility since each is produced by completely separate and isolated processes. Both the plated wire and the MOS devices are fabricated, tested, and assembled in their own subassembly prior to being integrated into a working memory system. Each of the manufacturing processes are discussed briefly in the following paragraphs.

9.1 MOS MANUFACTURING PROCESS

The processes involved in the fabrication of N and P channel MOSTs, and MOSTs with bipolar transistors are outlined briefly below. The discussion begins with a simple single-type device and progresses to a complex chip containing both N and P type MOSTs and isolated NPN bipolar transistors. All MOSTs are considered to be enhancement mode devices unless otherwise noted.

The basic steps in the fabrication of MOS monolithic subsystems and conventional double-diffused integrated circuits are the same except that

- (1) the sequence of steps is repeated less often in the MOS technology;
- (2) the growth of an epitaxial crystal layer is omitted in the MOS; and
- (3) only one diffusion is required rather than four as in the conventional double-diffused process.

P Channel MOST. The cross-section of a P channel MOST is shown in Figure 39. The N type starting material is normally in the range of




FIGURE 39. SKETCH OF P CHANNEL ENHANCEMENT MODE MOST CHIP

3 to 20 ohm-cm, and the drain and source is normally diffused to a surface concentration of 10^{17} to 10^{20} atoms/cm³. The gate oxide is 1000 to 2000 Å thick and the gate threshold voltage varies from -3 to -6 volts. The threshold voltage is difficult to predict accurately because it is a function of the charges present at the surface and within the body of the silicon material. These charges are a result of fixed impurity ions within the body, the abrupt termination of the silicon crystalline structure at the surface, and ions contained within the silicon dioxide above the channel region. The process sequence for a P channel MOS device is described in the following paragraphs.

The process starts with an N-type silicon slice which is first oxidized to form a layer of silicon dioxide and then coated in a dark room with a photosensitive material. This material is exposed to light through a high-resolution mask. The portions not exposed are soluble and easily removed by a solvent rinse. An etch is used to dissolve the silicon dioxide from the areas not protected by the film of photosensitive material. The wafers are then placed in a special high-temperature furnace containing an atmosphere of gaseous boron (P-type impurity). The boron impurity diffuses into the surface of the silicon wafer only where the oxide has been removed, forming the P-type source and drain. Even at elevated temperatures the oxide protects the surrounding areas from the dopants. A new layer of oxide is formed over the exposed silicon areas of the source and drain during the diffusion.

The desired oxide thickness in the gate region is obtained by removing part of the oxide by the same masking and etching techniques. Portions of the source and drain are then exposed by masking and etching, and a layer of aluminum is deposited over the entire surface, contacting the exposed silicon at the source and drain. The metal surface is then selectively removed. Only the interconnection pattern, source and drain contacts, and gate metallization are left.

Briefly, the process steps and the number of masks required in the fabrication of the P channel MOST are:

- 1. Source and drain oxide removal (Mask No. 1).
- 2. Source and drain diffusion.
- 3. Gate oxide formation (Mask No. 2).

- 4. Source and drain contact oxide removal (Mask No. 3).
- 5. Metallization (Mask No. 4).

N Channel Enhancement Mode MOST. The fabrication of enhancement mode N channel MOSTs can be accomplished by either of two approaches: (1) the starting material is relatively low resistivity (0.2 to 0.5 ohm-cm) and the source and drain are diffused as shown in Figure 40; (2) the




FIGURE 40. SKETCH OF N CHANNEL ENHANCEMENT MODE MOST CHIP USING P TYPE STARTING MATERIAL

starting material is high resistivity (10 ohm-cm) N type with diffused P type isolation regions for location of the N channel MOSTs as shown in Figure 41. Both of these approaches provide a surface concentration in




FIGURE 41. SKETCH OF N CHANNEL ENHANCEMENT MODE MOST CHIP USING N TYPE STARTING MATERIAL

the P regions greater than $5 \times 10^{16}/\mathrm{cm}^3$, which is necessary to prevent the formation of undesirable inversion layers. The process steps for the first approach (P type starting material) are:

1. Source and drain oxide removal (Mask No. 1).

- 2. N type source and drain diffusion.
- 3. Gate oxide formation (Mask No. 2).
- 4. Source and drain contact oxide removal (Mask No. 3).
- 5. Metallization (Mask No. 4).

The process steps for the second approach (N type starting material) are:

- 1. Isolation region oxide removal (Mask No. 1).
- 2. P type isolation diffusion.
- 3. Source and drain oxide removal (Mask No. 2).
- 4. N type source and drain diffusion.
- 5. Gate oxide formation (Mask No. 3).
- 6. Source and drain contact oxide removal (Mask No. 4).
- 7. Metallization (Mask No. 5).

N Channel Depletion Mode MOST. The fabrication of depletion mode N channel MOSTs requires a P type surface concentration of $<<5 \times 10^{16}/cm^3$. This allows the channel region to automatically invert to an N type surface, hence a depletion mode device is formed. The entire P type surface will also invert, generating leakage paths between source and drain of the same device and between devices on the same chip. This can be avoided by the fabrication technique illustrated in Figure 42. Here a P+ guard band with a surface concentration of greater than $5 \times 10^{16}/cm^3$ is diffused around each source and drain to terminate any inversion layers that may be formed. A P type concentration greater than $5 \times 10^{16}/cm^3$ is sufficient to prevent inversion of the surface to N type. The process for fabricating depletion mode N channel MOSTs is:

- 1. Guard band oxide removal (Mask No. 1).
- 2. P type guard band diffusion.
- 3. Source and drain oxide removal (Mask No. 2).




FIGURE 42. A DEPLETION MODE N CHANNEL MOST UTILIZING A P+ GUARD BAND FOR CONTROLLING SURFACE INVERSION BETWEEN SOURCE AND DRAIN

- 4. N type source and drain diffusion.
- 5. Gate oxide formation (Mask No. 3).
- 6. Source and drain contact oxide removal (Mask No. 4).
- 7. Metallization (Mask No. 5).

P Channel MOST With Common Collector NPN. The cross-section of a chip containing P channel MOSTs and common collector NPN bipolar transistors is shown in Figure 43. Using N type starting material, the




FIGURE 43. SKETCH OF P CHANNEL MOST AND BIPOLAR NPN TRANSISTOR (COMMON COLLECTOR) IN THE SAME CHIP

process steps for the fabrication of this device are:

- 1. Source, drain, and NPN base oxide removal (Mask No. 1).
- 2. P type source, drain, and NPN base diffusion.
- 3. NPN emitter oxide removal (Mask No. 2).
- 4. N+ emitter diffusion.
- 5. Gate oxide formation (Mask No. 3).
- 6. Contact oxide removal (Mask No. 4).
- 7. Metallization (Mask No. 5).

P Channel MOST With NPN. A more versatile combination of MOSTs and bipolar transistors is illustrated by the chip cross-section shown in Figure 44. Here each bipolar transistor contains its own collector region.




FIGURE 44. SKETCH OF ISOLATED P CHANNEL MOST AND NPN BIPOLAR TRANSISTOR IN THE SAME CHIP

Using P type starting material and all-diffusion techniques, the process steps for the fabrication of this device are:

- 1. NPN collector and MOST isolation region oxide removal (Mask No. 1).
- 2. N type collector and MOST isolation diffusion.
- 3. Source, drain, and NPN base oxide removal (Mask No. 2).
- 4. P type source, drain, and NPN base diffusion.
- 5. NPN emitter oxide removal (Mask No. 3).
- 6. N+ emitter diffusion.
- 7. Gate oxide formation (Mask No. 4).
- 8. Contact oxide removal (Mask No. 5).
- 9. Metallization (Mask No. 6).

Complementary MOSTs. The integration of both N and P type MOSTs within the same chip is illustrated by the cross-section shown in Figure 45.




FIGURE 45. SKETCH OF COMPLEMENTARY P CHANNEL AND N CHANNEL MOSTs IN THE SAME CHIP

The desirability of complementary MOSTs is discussed in another section of this report. The simplest fabrication process uses N type starting material and is:

- 1. N channel isolation region oxide removal (Mask No. 1).
- 2. P type isolation diffusion.
- 3. P channel source and drain oxide removal (Mask No. 2).
- 4. P type source and drain diffusion.
- 5. N channel source and drain oxide removal (Mask No. 3).
- 6. N type source and drain diffusion.
- 7. Gate oxide formation (Mask No. 4).
- 8. Contact oxide removal (Mask No. 5).
- 9. Metallization (Mask No. 6).

The parameters of each type of MOST can be improved at the expense of additional process steps in the formation of the channels, gate oxide, and the metallization. This would require at least two additional masking operations.

Complementary MOSTs and Bipolar NPNs. The fabrication of complementary MOSTs and bipolar NPN transistors within the same silicon chip can be accomplished by either of two approaches:

All diffused.

Epitaxial diffused.

The all-diffused approach is shown in Figure 46. This process can provide




FIGURE 46. SKETCH OF COMPLEMENTARY MOSTS AND NPN BIPOLAR TRANSISTOR IN THE SAME CHIP

functions with the capability of high operating speeds and low power dissipation. The process uses a P type substrate and the steps are:

- 1. Oxide removal for NPN collector and MOST isolation (Mask No. 1).
- 2. N type diffusion.
- 3. Oxide removal for NPN base, N channel MOST isolation, and P channel source and drain (Mask No. 2).
- 4. P type diffusion.
- 5. Oxide removal for NPN emitter and N channel source and drain (Mask No. 3).
- 6. N+ type diffusion.
- 7. Gate oxide formation (Mask No. 4).
- 8. Contact oxide removal (Mask No. 5).
- 9. Metallization (Mask No. 6).

The epitaxial diffused approach is shown in Figure 47. This approach




FIGURE 47. SKETCH OF COMPLEMENTARY MOSTS AND A HIGH CURRENT NPN BIPOLAR TRANSISTOR IN THE SAME CHIP CONSTRUCTED OF EPITAXIAL MATERIAL

provides a function with the capability of higher operating speeds, lower power dissipation, and higher current NPNs than the all-diffused approach. The process utilizes a P type substrate with an epitaxially grown N type layer. An N+ buried layer and a deep N+ diffusion is used to reduce the saturation resistance of the NPN. The process steps required for the fabrication of this device are (starting with the P type substrate):

- 1. Remove oxide in N+ buried layer regions (Mask No. 1).
- 2. Diffuse N+ buried layer.
- 3. Grow N type epitaxial layer.
- 4. Grow oxide over entire surface.
- 5. Remove oxide for isolation regions (Mask No. 2).
- 6. P type isolation diffusion.
- 7. Remove NPN collector contact oxide (Mask No. 3).
- 8. Deep N+ diffusion.

- 9. Remove oxide for P channel source and drain, and NPN base (Mask No. 4).
- 10. P type source, drain, and NPN base diffusion.
- 11. Remove oxide for N channel source and drain, NPN emitter, and NPN collector contacts (Mask No. 5).
- 12. N+ type diffusion.
- 13. Gate oxide formation (Mask No. 6).
- 14. Contact oxide removal (Mask No. 7).
- 15. Metallization (Mask No. 8).

The parameters of each component can be improved at the expense of additional process steps in the formation of the channels, gate oxide, and the metallization. The fabrication of the above device presents a very difficult task in the area of process control, but the end result is a very efficient circuit.

The use of epitaxial material in the fabrication of any of the previous devices will result in considerable improvement in device parameters.

9.2 PLATED WIRE MANUFACTURING PROCESS

A flow chart of a plated wire manufacturing process is shown in Figure 48. The steps listed show a representative process, which is only one of numerous processes which can be utilized. A photograph of the Aero-Florida magnetic wire plater is shown in Figure 49.

The plating process begins with a spool of beryllium-copper (Be-Cu) wire 5 mils in diameter. The wire moves continuously through each process step and is cut into definite lengths after the final on-line anneal step.

The wire first goes through several surface conditioning and cleaning steps prior to receiving an electrodeposited film of pure copper. The wire is now ready for the plating of the magnetic film. This is accomplished by a Honeywell developed process which precisely controls the materials composition, rate of deposition, film thickness, and magnetic properties.




FIGURE 48. MAGNETIC FILM PLATER OPERATIONAL BLOCK DIAGRAM

5 mil 8E-00

WIRE SPOOL **©**

A6610-39




FIGURE 49. MAGNETIC THIN FILM WIRE PLATER

Within the plating system, provisions are made for continuous testing of the magnetic properties. These tests include measurement of H_{C} (coercive force), H_{K} (anistropy constant), dispersion, and skew.

Honeywell can also perform pulse tests for storing information, digit disturb, and nondestructive readout level in an on-line tester which is part of the plating system. Post deposition anneal is performed after plating and initial test.

An off-line tester, Figure 50, consists of high quality commercial laboratory equipment for pulse testing the wire and selection of wire which meets the necessary parameters to satisfy the memory system requirements such as creep, digit disturb levels and specified output voltage.

Honeywell has developed a technique to measure the switching astroid of the plated wire. This test is significant in determining the NDRO capability of the wire. Honeywell designed instrumentation is used to perform the test.

A test facility, Figure 51, is available for measurement of H_{C} , H_{k} , skew and dispersion as a function of amount of stress and degree of twist. This test is also utilized as a measurement of the composition of the magnetic alloy.

An apparatus which facilitates the study of aging of plated wire has been developed by Honeywell. This equipment applies a temperature gradient to the wire for the purpose of accelerating any aging effects. This provides information applicable to the anneal cycle which assists in the prevention of aging problems in plated wire memory systems.

Upon completion of the off-line test program, the plated wire is ready for assembly into a memory plane and further testing as a complete subassembly.

* A6604-129




FIGURE 50. PULSE TEST EQUIPMENT

A6607-040




FIGURE 51. TORSIONAL STRAIN - SKEW EQUIPMENT

10.0 POWER AND SPEED REQUIREMENTS

10.1 MEMORY CYCLE TIME

The cycle time of an MOS plated wire memory is determined by the total time required to address a word and receive the stored information as a logic output. The total time for one complete memory cycle is equal to the sum of the following: clock pulse width (t_{cw}) , settling time of the address register (t_{ad}) , delay time of the address decoding logic (t_{dl}) , rise time of word drive selection (t_{ws}) , rise time of word current (t_{wc}) , delay time of the sense amplifier (t_{sa}) and settling time of the information register (t_{ir}) . Hence

$$t_{cy} = t_{cw} + t_{ad} + t_{dl} + t_{ws} + t_{cy} + t_{sl} + t_{sa} + t_{ir}$$

The address decoding network shown in Figure 52 will be used in calculating the delay time. The delay time associated with MOS circuitry is RC limited. The load MOST, Q_5 , has a R_{on} of 25K ohms while the gate MOSTs, Q_1 through Q_4 , have a R_{on} of 2.5K ohms.

The output capacitance of the decoding gate is expressed as:

$$C_0 = C_{DS(1-4)} + C_{im} + C_{in-6}$$

where

 $^{
m C}_{
m DS(1-4)}$ is the sum of the drain to source capacitance of $^{
m Q}_{
m 1}$ through $^{
m Q}_{
m 4}$

c is the interconnection metalization capacitance between the decoding gate and the input of Q_6

 $C_{\text{in-6}}$ is the gate input capacitance of Q_6

also,

C_{DS} is a p-n junction capacitance of approximately 0.1 pf/mil²

is a thick oxide capacitance of approximately 0.03 pf/mil²

C is primarily a thin oxide capacitance of approximately 0.25 pf/mil^2

1066-340A

-Vcc

FIGURE 52. SCHEMATIC DIAGRAM OF AN ADDRESS DECODING NETWORK

Using these values, C becomes

$$C_0 = (2.1 + 0.1 + 0.2) \text{ pf} = 2.4 \text{ pf}$$

Assuming three time constants for turn off time of the decoding logic t dl becomes

$$t_{\rm dl} = 3 R_{\rm on} C_{\rm o} = (3) (25 \times 10^3) (2.4 \times 10^{-12})$$

= 180 nanoseconds

In a similar manner, the remaining delay times can be calculated. For a 1,000 word memory, the total cycle time for READ ONLY becomes:

$$t_{cy} = t_{cw} + t_{ad} + t_{dl} + t_{ws} + t_{wc} + t_{sl} + t_{sa} + t_{ir}$$

$$= [(500) + (800) + (180) + (300) + (50) + (10) + (100) + (600)] \text{ nanoseconds}$$

$$\approx 2.6 \text{ microseconds}$$

A 1,024 word 26-bit memory operating in a READ ONLY mode at a 2.6 microsecond cycle time would have a total power dissipation of approximately 45 watts. Both cycle time and power dissipation can be improved considerably by the use of complementary MOS devices. Complementary devices are discussed in the following paragraphs.

10.2 COMPLEMENTARY MOST LOGIC CIRCUITS


The most significant features of complementary MOST circuitry are:

Higher Switching Speeds


Lower Power Dissipation.

These can be discussed further by the examination of Figure 53. The use of a single type MOST, P channel in this case, for both the active device and the load resistor is shown in 53a. Complementary P channel and N channel MOSTs are illustrated in 53b.

The operation of the inverter circuit in Figure 53a is as follows. The input voltage swing is from near ground to a voltage near $-V_{\mbox{DD}}$. When



a. Inverter circuit using P channel MOSTs as both the active device and the load resistor.



b. Inverter circuit using P channel MOST as the active device and an N channel MOST as the load resistor.

FIGURE 53. MOST INVERTER CIRCUIT CONSTRUCTED AS (a) SINGLE TYPE MOSTS (b) COMPLEMENTARY MOSTS

the input is near ground the V_{GS} of Q_2 is below its threshold and Q_2 is off. The output then is more positive than the supply voltage by the magnitude of the threshold voltage of Q_1 :

$$V_0 = -V_{DD} + V_T$$

When the input is near the supply voltage, the threshold voltage of \mathbf{Q}_2 is exceeded and it is turned on. The output voltage becomes equal to:

$$V_0 = \frac{R_{on 2} (-V_{DD})}{R_{on 1} + R_{on 2}}$$

The manner in which Q_1 is connected dictates that it is always turned on and, in this case, both Q_1 and Q_2 are on. The output voltage is a result of the resistor divider action of the "on" resistance of the two MOSTs. This means that the R_{on} of Q_1 should be approximately equal to 10 x R_{on} of Q_2 in order for V_o to be near ground. The resulting switching time will be a function of the output R_{on} C_o time constant during turn-on and turn-off of Q_2 . (C_o is defined as the total output capacitance loading the inverter.) The rise time during turn-off will be approximately ten times greater than the fall time during turn-on. The overall propagation delay time through a logic network is therefore limited by the "on" resistance of the load MOST. Power dissipation for a large network can become excessive as a consequence of both Q_1 and Q_2 being on at the same time.

The use of complementary MOSTs as shown in Figure 53b solves both of the above problems. With an N channel MOST as the load and a P channel MOST as the active device, the inverter circuit operates as follows. When the input voltage is near ground \mathbf{Q}_2 is off and \mathbf{Q}_1 is on. The output capacitance, Co, charges through the "on" resistance of Q1 with a time constant of R_{on1} C_{o} . During quiescent conditions either Q_1 or Q_2 is off, and this presents a very high resistance between the supply voltage and ground. The only current present is the leakage current of the drain junction. Both \mathbf{Q}_1 and \mathbf{Q}_2 must be enhancement mode devices in order for the input voltage to turn one or the other completely off. The gate of Q_1 is always more positive than its source and the gate of \mathbf{Q}_2 is always more negative than its source, hence only enhancement mode devices will provide the required turn-off action. The "on" resistance of Q_1 and Q_2 can be made equal and as low as practical, hence the turn-on and turn-off times will be symmetrical. The total propagation delay time of a complete logic network will be approximately an order of magnitude less than for the single type MOSTs discussed previously. Since one of the MOSTs is normally off the stand-by power dissipation is reduced to a minimum. The total power dissipation becomes

a function of the repetition rate and the magnitude of C_0 , because most of the power is used in charging and discharging this capacitance. It can be shown that the total power dissipation is equal to:

$$P_d = C_o V_{DD}^2 f + P_s$$

Where C_0 if the total output capacitance. V_{DD} is the supply voltage $\,f$ is the repetition rate $\,$ and $\,P_s$ is the standby power (P_d was incorrectly given in the $\,^{5th}$ report $\,$ as $\,P_d$ = $\,^2$ $\,C_0$ $\,V_{DD}{}^2f + P_s$). Power dissipation as a function of clock rate is illustrated by the curve shown in Figure 54. This curve indicates that complementary MOS devices are ideal for spacecraft systems where clock rates vary considerably as a function of each phase of the mission.

Therefore the use of complementary MOSTs for logic circuits offers a significant increase in speed and a considerable reduction of power dissipation. The mechanization of both a NAND gate and a NOR gate is shown in Figure 55.

In Section 6 complementary MOSTs were shown to reduce the delay time through the word driver circuit from 300 nanoseconds to 100 nanoseconds.






FIGURE 54. COMPLEMENTARY MOST LOGIC POWER DISSIPATION AS A FUNCTION OF CLOCK RATE FOR A 1,000-CIRCUIT SYSTEM



(a) Complementary MOST NAND gate circuit and chip layout.



(b) Complementary MOST NOR gate circuit and chip layout.

FIGURE 55. COMPLEMENTARY N AND P CHANNEL MOST LOGIC MECHANIZATION

11.0 FEASIBILITY BREADBOARD MEMORY SYSTEM

A plated wire memory system was fabricated, using MOS transistors and integrated circuits for the electronics, to illustrate the use of MOS devices for interfacing directly with plated wire memory elements. The breadboard system included a 16 word, 2 bit memory plane; selection circuitry, word drivers, sense amplifiers, timing and control, and the required switches and indicators for exercising and operating the memory system. As will be discussed, the word drivers and sense amplifiers proved to be the most difficult applications for MOS transistors, but they were still able to perform the required function.

The memory system was designed for a READ cycle time of 10 microseconds (100 kc Clock Rate) and the system operated well within this limit. Two external power supplies are required for system operation: +20 volts dc at 0.25 amps maximum and -25 volts dc at 1.3 amps maximum. Two other voltages, -20 volts dc and -15 volts dc, are required internally but these are generated from the -25 volts dc supply by using Zener diode regulators. Protection circuitry is provided for protection against excessive and/or reverse polarity supply voltages. A combination of a Zener diode and a high current SCR is used to protect against excessive supply voltage. An overvoltage causes the Zener to conduct, hence firing the SCR which clamps the power bus to ground. This causes excessive current to flow which blows the power supply fuse or circuit breaker. High current diodes are placed across the power bus to protect against a reverse polarity voltage.

The completed system is shown in Figures 56 and 57. Figure 56 is a photograph of the system cabinet and operator's panel. Figure 57 is a photograph of the internal assembly which shows the memory plane, circuit breadboards, and power controls. A photograph of the memory plane is shown in Figure 58. The plated wire used in this memory plane was fabricated by an in-house plating system.

The operating procedures for the feasibility breadboard memory system are outlined completely in Appendix A.

11.1 BREADBOARD CIRCUITRY

A functional block diagram of the complete memory system is shown in Figure 59. The circuit section of the system consists of the selection, sense amplifier, and timing and control circuitry. These are discussed in the following paragraphs.

Word Selection Circuitry

The complete word selection circuitry consists of the address register, the decoding logic, and the word drivers. The schematic diagram of the word selection circuitry is shown in Figure 60. The address register is a conventional four stage binary counter constructed of MOS flip-flops (type number MEM 1005) and MOS three input gates (type MEM 1002). Both of these devices are monolithic integrated circuits available from General Instrument Corporation, and copies of the manufacturer's specification sheets are included in Appendix B. A photograph of the address register board is shown in Figure 61. The decoding logic was mechanized with the MEM 1002 three input gate. A photograph of the decoding board is shown in Figure 62. The word driver consists of a predriver stage which uses two General Instrument type MEM 517A MOS transistors and a final output driver using one MEM 517A. The predriver also provides a gating function which gates the READ pulse into the selected word driver. Both the predriver and the driver are operated with a supply voltage of -25 volts in order to obtain 400 ma from a single MEM 517A. word driver is connected to -25 volts dc at the plated wire memory plane. A photograph of the word driver board is shown in Figure 63.

Sense Amplifier

The complete sense amplifier consists of two differential amplifier stages, two single ended amplifier stages and an output latch. The schematic diagram of the sense amplifier is shown in Figure 65. The differential amplifiers consist of matched pairs of 3N128 MOS high frequency transistors and selected resistor values in order to obtain the necessary common mode rejection. Capacitive coupling is used throughout to alleviate the drift problem. Source followers are used between each stage of amplification in order to obtain the required high frequency gain. The complete amplifier has an overall voltage gain of 2,000 and a common mode rejection ratio of 1,000 to 1 at 10 mc. The latch is constructed with Fairchild 2N4067 and General Instruments 2N4353 MOS transistors. Copies of the manufacturer's specification sheets are included in Appendix B.

Included as part of the sense amplifier section is the bit-write circuit. This circuit provides a dc current of 35 ma during the write mode of operation. A photograph of the sense amplifier board is shown in Figure 64.

11.2 TIMING AND CONTROL

The timing and control circuitry consists of an astable multivibrator and a number of monostable multivibrators (one-shots) which provide the necessary time delays and pulses for proper system operation. A schematic diagram of the timing and control circuitry is shown in Figure 66. The astable multivibrator operates at 100 kHz in the free-running mode, but in the one-shot mode a single pulse is provided each time the pushbutton switch (S3) is depressed. The RUN/START-STOP switch (S1) is used to shock the astable multivibrator into oscillation when power is first turned on and when the operating mode is changed from one-shot to 100 kHz.

Extensive use is made of complementary MOS transistor inverters as buffer amplifiers for obtaining fast rise and fall times without excessive power dissipation. The complementary inverters use the Motorola 2N4351 N channel enhancement mode MOST as the load resistor and either the General Instrument 2N4353, MEM 517A, or MEM 520 P channel MOST as the active element.

The timing and control outputs consist of: address clock, data register reset, read pulse, strobe delay, and strobe. The timing diagram for both the READ mode and WRITE mode is shown in Figure 67. The address register is set up on the leading edge of the clock. The data register is reset on the trailing edge. After a 1.3 microsecond delay from the trailing edge a 0.5 microsecond READ pulse is generated. An 80 nanosecond strobe pulse is delayed 80 nanoseconds from the leading edge of the READ pulse and is used to gate the sense amplifier output into the data register. A composite photograph of the 16 word currents and sense amplifier outputs (inputs to data register) is shown in Figure 68. The same sequence of pulses occurs during the WRITE mode along with a dc bit current which is utilized to store the information on the plated wire. A more detailed outline of the system operation is included in Appendix A.

A photograph of the timing and control circuit board is shown in Figure 69.

A6701-54



FIGURE 56. MOS PLATED WIRE MEMORY CABINET

A6701-58-1




FIGURE 57. MOS PLATED WIRE MEMORY SYSTEM ASSEMBLY

A6701-61





FIGURE 58. PLATED WIRE MEMORY PLANE







DIAGRAM OF MOS PLATED WIRE MEMORY SYSTEM



DOGIC "I"= O V.

LOGIC "O"= - V.

Q1 Q2

RSEL
(16)

Q1 Q2

Q3

READ O

WORD DRIVER

READ O-

0467-115N




FIGURE 60. SCHEMATIC DIAGRAM OF THE WORD SELECTION CIRCUIT

FIGURE 61. ADDRESS REGISTER BOARD




FIGURE 62. ADDRESS DECODING BOARD






FIGURE 64. SENSE AMPLIFIER BOARD



S - SELECTED RESISTOR

0467-116N






FIGURE 65. SCHEMATIC DIAGRAM OF THE MOS TRANSISTORIZED AMPLIFIER

OSCILLATOR DELAY AND RESET 100 KHZ 1.3 M SEC. TO ADDRESS REGISTER -| Lo27 |--| Lo29 025] Ş RI -Kas r-Kas o-0 СI Tca Hose Q26]| **⊣**[a30 中DI Las \$R6\$R7\06 STROBE DELAY 80 N. SEC. PRESS TO ONE SHOT тоокнг -o − 20 **v**. SZ ONE SHOT ST RUN 4 Hais L4 Hais 07 L ≸ R4 ⊣岸oıз C3 -||-STOP START 1Love F La14 **卒**D3

FRONT PANEL

0467-117N






FIGURE 66. TIMING CONTROL CIRCUIT SCHEMATIC








(b) WRITE MODE ONLY

FIGURE 67. TIMING DIAGRAM FOR READ AND WRITE MODES OF OPERATION

0367-23



TIME 100 NANOSEC/DIV

FIGURE 68. COMPOSITE OF 16-WORD CURRENT AND SENSE AMPLIFIER OUTPUTS

A6701-60




FIGURE 69. TIMING AND CONTROL CIRCUIT BOARD

12.0 CONCLUSIONS

Plated wire memories can be designed today which use MOS transistors throughout the memory electronics. These memory systems would operate in the range of 200 kHz. Higher speed memories would normally require the use of bipolar transistors in the timing and control, sense amplifier, and word driver circuits. Operating speeds can be increased above these rates in the future by a reduction in the MOS transistor geometries and/or the operating current requirements of the plated wire. The operating currents of the memory stack can also be reduced by utilizing some advanced plane fabrication techniques.

With the advent of large scale integration (LSI) of MOS transistor circuits, a large portion of the memory electronics can be placed on the same plane as the plated wires, significantly reducing the number of interconnections required. Monometallic interconnect systems presently used by the semi-conductor industry to eliminate bimetallic interface problems can be expanded to the system level such that all the interconnections within the memory electronics are performed by a single type of conducting metal.

The speed-power product of MOS transistor circuitry can be considerably improved by a greater utilization of complementary MOS transistor type circuitry. This is presently impeded by the difficulty of fabricating both N and P channel enhancement mode devices in the same chip.

13.0 RECOMMENDATIONS

Future efforts in the advancement of MOS plated wire memory systems should include the following.

- 1. Reduce MOS transistor geometries in order to obtain lower device capacitances and lower "on" resistance.
- 2. Develop process for fabricating enhancement mode N channel MOS integrated circuits.
- 3. Develop plated wire processes or plane fabrication techniques which enable operating currents to be reduced to 100 ma or less while increasing output signal voltage. (This will reduce the requirements on the MOS devices.)
- 4. Develop manufacturing processes for fabricating high speed, stable MOS differential amplifiers.
- 5. Develop manufacturing processes for fabricating both N channel and P channel enhancement mode transistors on the same chip.
- 6. Continued effort in the utilization of a monometallic interconnection system at the daughter board and mother board levels.

14.0 BIBLIOGRAPHY

- (1) Stoner, E. C. and Wohlfarth, E. P.
 "A Mechanism of Magnetic Hysteresis in Heterogenous Alloys"
 Phil, Trans. Roy. Soc. A, 240, 599, 1948.
- (2) Sah, C. T. "Characteristics of the Metal-Oxide-Semiconductor Transistors" IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. ED-11, pp 324-345, July 1964.
- (3) Hofstein, S. R. and Warfield, G. "Carrier Mobility and Current Saturation in MOS Transistors", IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. ED-12, pp 129-138, March 1965.
- (4) Fang, F. and Triebwasser, S., "Carrier Surface Scattering in Silicon Inversion Layers", IBM JOURNAL OF RESEARCH AND DEVELOPMENT Vol. 8, pp 410-415, September 1964.
- (5) Schrieffer, J. R., "Effective Carrier Mobility in Surface-Space Charge Layers", PHYSICAL REVIEW Vol. 97, pp 641-646, 1 February 1955.
- (6) Fowler, A. B., Fang, F., and Hochberg, F., "Hall Measurements on Silicon Field Effect Transistor Structures", IBM JOURNAL OF RESEARCH AND DEVELOPMENT Vol. 8, pp 427-429, September 1964.
- (7) Heiman, F. P. and Hofstein, S. R., "Metal-Oxide-Semiconductor Field-Effect Transistors", ELECTRONICS, Vol. 37, pp 50-61, 30 November 1964.
- (8) General Microelectronics Inc., Santa Clara, California, MOS Integrated Circuits Course Notes, 2 May 1966.
- (9) Cunningham, J. A., "Expanded Contacts and Interconnections to Monolithic Silicon Integrated Circuits", SOLID STATE ELECTRONICS, Vol. 8, pp 735-745, September 1965.

Appendix A

MOS MAGNETIC MEMORY OPERATING PROCEDURE

CONTROLS DESCRIPTION

1. POWER

Simultaneously turns the -25 volts and +20 volts on and off.

2. 100kHz/SINGLE PULSE

Selects either the 100kHz oscillator or the single pulse switch for the basic clock rate.

3. SINGLE PULSE

A pushbutton switch which provides a single clock pulse each time the pushbutton is exercised.

4. RUN $\frac{\text{START}}{\text{STOP}}$

Allows the oscillator to operate at a 100kHz rate when in the RUN position. The START-STOP position is used to start the oscillator when power is first turned on or when the operating mode is changed from SINGLE PULSE to 100kHz. (This switch has no control when the SINGLE PULSE mode of operation is in use.)

5. FIXED/CYCLING

In the fixed position the four toggle switches are used to select any one of 16 addresses. In the CYCLING position the address register operates as a binary counter, cycling sequentially through the 16 addresses.

6. READ/WRITE

Selects either the READ only or the WRITE only mode of operation.

7. BIT 1 AND BIT 2

Selects the polarity of the bit current used in the WRITE mode, hence determining the information stored.

INDICATOR LAMPS

1. ADDRESS LAMPS

Indicates the address selected.

2. DATA LAMPS

Displays the information stored in the interrogated address. A "1" is indicated by an "on" lamp. (The display is valid only during the READ mode of operation.)

MODES OF OPERATION

WRITE

READ

MODE 1:	100kHz and cycling address	MODE 1:	100kHz and cycling address
2:	100kHz and fixed address	2:	100kHz and fixed address
3:	Single pulse and cycling	3:	Single pulse and cycling
	address		address
4:	Single pulse and fixed	4:	Single pulse and fixed
	address		address

WRITE: MODE 1

This mode of operation is used to write the same information into all 16 words.

CONTROLS	POSITION
CLOCK: BIT WRITE: READ/WRITE: ADDRESS:	RUN AND 100kHz "1" OR "0" WRITE CYCLING

WRITE: MODE 2

This mode of operation is used to write into a fixed address with a large number of word pulses.

CONTROLS

POSITION

CLOCK:

RUN AND 100kHz

BIT WRITE:

"1" OR "0"

READ/WRITE:

WRITE

ADDRESS:

FIXED

WRITE: MODE 3

This mode of operation is used to write one time into the next higher address than the address presently being displayed by the indicator lamps.

CONTROLS

POSITION

CLOCK:

SINGLE PULSE

BIT WRITE:

"1" OR "0"

READ/WRITE:

WRITE

ADDRESS:

CYCLING

WRITE: MODE 4

This mode of operation is used to write one or more times into a fixed address as selected by the address switch.

CONTROLS

POSITION

CLOCK:

SINGLE PULSE

BIT WRITE:

"1" OR "0"

READ/WRITE:

WRITE

ADDRESS:

FIXED

READ: MODE 1

This mode of operation disturbs all 16 words with word pulses by continuously cycling through the memory at a $100 \mathrm{kHz}$ rate.

CONTROLS POSITION

CLOCK: RUN AND 100kHz

BIT WRITE: NOT USED

READ/WRITE: READ ADDRESS: CYCLING

READ: MODE 2

This mode of operation is used to continuously read a fixed address as selected by the address switches.

CONTROLS POSITION

CLOCK: RUN AND 100kHz

BIT WRITE: NOT USED READ/WRITE: READ

ADDRESS: FIXED

READ: MODE 3

This mode of operation is used to read out the information stored in the next higher address than the address presently being displayed by the indicator lamps.

CONTROLS POSITION

CLOCK: SINGLE PULSE BIT WRITE: NOT USED

BIT WRITE: NOT USED READ/WRITE: READ CYCLING

READ: MODE 4

This mode of operation is used to read one or more times from a fixed address as selected by the address switches.

CONTROLS POSITION

CLOCK: SINGLE PULSE

BIT WRITE: NOT USED READ/WRITE: READ

ADDRESS: FIXED

Appendix B

MANUFACTURER'S SPECIFICATION SHEETS FOR MOS DEVICES

General Instruments MEM 517
General Instruments MEM 517A
General Instruments MEM 520
General Instruments MEM 1002
General Instruments MEM 1005
General Instruments 2N 4353
Motorola 2N 4351
Fairchild F 10049
Fairchild 2N 4067
RCA 3N 128



0467-81N

FEATURES:

- 1010 ohms input resistance
- Integrated zener clamp protects the gate
- Normally off with zero gate voltage
- Square Law transfer characteristics

APPLICATIONS:

(Designed Primarily For Power Audio, Radio Frequency and Commutating Applications.)

- Audio output stages
- Series and shunt choppers
- Operational amplifiers
- Logic circuits
- Linear RF power amplifiers
- Multiplexers

MAXIMUM RATINGS:

 (T_A = 25°C, unless otherwise specified)

 Drain to Source Voltage
 — 30V

 Gate to Source Voltage
 — 25V

 Gate to Drain Voltage
 — 25V

 Drain Current
 — 250mA

 Gate Current (Forward Direction for Zener Clamp)
 +1.0mA

 Storage Temperature
 — 50 to 150°C

 Operating Junction Temperature
 — 50 to 125°C


 Total Dissipation at 25°C Case Temperature
 2 0 Watts

 Total Dissipation at 25°C Ambient Temperature
 0.6 Watt

ELECTRICAL CHARACTERISTICS:

($T_A=25^{\circ}\mathrm{C}$, unless otherwise specified — body grounded)


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V _{GST}	Gate Source Cutoff Voltage	2.5		5	Volts	Ves = Vos, Io = -10#A
loss	Drain Leakage Current		-0.8	50	nA	Vos = -20V, $Ves = 0V$
less	Gate Leakage Current		0.1	1	nA	Ves =15V, Vos = 0V
[D(on)	Drain Current	-25	60	İ	mA	Ves = Vos = -10V
BVoss	Drain-Source Breakdown	30	—50		Volts	10 = -10 #A, Ves = 0V
BVess	Gate to Source Breakdown	—25	—4 0		Volts	les =10#A, Vos = 0V
Y4.	Transadmittance		12000	İ	µmhe.	1 kHz, Ves = Vos =10V
Cer	Gate to Source Capacitance		10		pF	Ves = Ves = -10V
Cg⊲	Gate to Drain Capacitance		10		pF	Ves = Vos = -10V
Car	Drain to Source Capacitance		0.15		pF	Ves = Vos = -10V
[DS (on)	Drain to Source on Resistance		25		Ohms	Ves =20V, los =10mA
[D\$ {on}	Drain to Source on Resistance		45		Ohms	Ves =10V, los =10mA



TERMINAL DIAGRAM


Lead

- 1. Drain
- 2. Gate
- 3. Body (Case)
- 4. Source




TYPICAL CHARACTERISTIC CURVES **MEM 517**


DRAIN CHARACTERISTICS AT 125°C V_{DS} (VOLTS)




DRAIN CHARACTERISTICS AT 25°C Vos (VOLTS)




DRAIN CHARACTERISTICS AT -70°C V_{DS} (VOLTS)




DRAIN CHARACTERISTICS AT 25°C V_{0s} (VOLTS)




TURN-ON CHARACTERISTICS AT 25°C $V_{es} = V_{ds}$ (VOLTS)





SMALL SIGNAL EQUIVALENT CIRCUIT (Conditions: $V_{os} = V_{os} = -10V$) $I_0 \approx 60 \text{mA}$



SYMBOL	CHARACTERISTIC	TYPICAL VALUE	UNITS
Diodes	All diodes are to be considered perfect diodes		
Fgs	Gate to source leakage resistance and diode leakage resistance	101	ohms
Fa	Dynamic drain resistance	1.0	Kohms
Ce.	Gate to source capacitance	10	pF
Cgd	Gate to drain capacitance	10	ρF
Ca.	Drain to source capacitance	0.15	pF
Cub	Gate to body capacitance	6	pF
C-	Drain to body capacitance	10	pF
C+	Source to body capacitance	20	pF
Y+.	Forward transadmittance	12000	#mho

HANDLING PRECAUTIONS

MEM 517 insulated gate field effect transistors have been designed with an integrated zener diode which clamps the high internal resistance (10% ohm typical) gate, to the body. This clamp eliminates the detrimental effects of high electrostatic voltages on the gate that can be generated in normal handling.



POWER MOS TRANSISTOR

P CHANNEL-ENHANCEMENT MODE SILICON INSULATED GATE FIELD EFFECT TRANSISTOR



FEATURES:

- 1010 ohms input resistance
- . Integrated zener clamp protects the gate
- . Normally off with zero gate voltage
- Square Law transfer characteristics

APPLICATIONS:

(Designed Primarily For Low-Power Audio, Radio Frequency and Commutating Applications.)

- Audio output stages
- · Series and shunt choppers
- Operational amplifiers
- Logic circuits
- · Linear RF power amplifiers
- Multiplexers

MAXIMUM RATINGS:

 (T_A = 25°C, unless otherwise specified)

 Drain to Source Voltage
 -30V

 Gate to Source Voltage
 -25V

 Gate to Drain Voltage
 -25V

 Drain Current
 -250mA

 Gate Current (Forward Direction for Zener Clamp)
 +1.0mA

 Storage Temperature
 -50 to 150°C

 Operating Junction Temperature
 -50 to 125°C


 Total Dissipation at 25°C Case Temperature
 2.0 Watts

 Total Dissipation at 25°C Ambient Temperature
 0.6 Watts

ELECTRICAL CHARACTERISTICS:

 $(T_A = 25^{\circ}C, unless otherwise specified)$

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Vest	Gate Source Cutoff Voltage	2.5		—5	Volts	Ves == Vos, lo ==10#A
loss	Drain Leakage Current		0.8	50	пA	Vos = -20V, Ves = 0
less	Gate Leakage Current		0.1	<u> </u>	пA	Ves =15V, Vos = 0
†D(on)	Drain Current		60		mA	Ves = Vos = —10V
BVoss	Drain-Source Breakdown	30	50		Volts	lo =10#A, Ves = 0
BVess	Gate to Source Breakdown	25	40		Volts	les = -10 µA, Vos = 0
Y4.	Transadmittance		12000	1	µmho	1KC, Ves = Ves =10V
Co.	Gate to Source Capacitance		16		pf,	Ve1 = Vo1 = -10V
Cod	Gate to Drain Capacitance		10		pf	Vay == Vos = -10V
Cas	Drain to Source Capacitance		10		pf	Ves == Vos ==10V
[DS (on)	Drain to Source on Resistance		25		Ohms	Ves = -20V, los = -10mA
[DS (on)	Drain to Source on Resistance >		45		Ohims	Ves =10V, los =10mA




Note: All dimensions in inches.

TERMINAL DIAGRAM


Lead

- 1. Drain
- 2. Gate
- 3. Source & Body (Case)




TYPICAL CHARACTERISTIC CURVES MEM 517A


DRAIN CHARACTERISTICS AT 125°C V_{DS} (VOLTS)



DRAIN CHARACTERISTICS AT 25°C VDs (VOLTS)




DRAIN CHARACTERISTICS AT -70°C V_{DS} (VOLTS)




0467-84N


DRAIN CHARACTERISTICS AT 25°C V_{DS} (VOLTS)




TURN-ON CHARACTERISTICS AT 25°C $V_{\text{es}} = V_{\text{ds}}$ (VOLTS)



TURN-ON CHARACTERISTICS $V_{os} = V_{os}$ (VOLTS)



SMALL SIGNAL EQUIVALENT CIRCUIT (Conditions: $V_{es} = V_{os} = -10V$) $I_D \approx 60 \text{mA}$



SYMBOL	CHARACTERISTIC	TYPICAL Value	UNITS
Diodes	All diodes are to be considered perfect diodes		
Fg.	Gate to source leakage resistance and diode leakage resistance	1010	ohms
ra .	Dynamic drain resistance	1.0	Kohms
Co.	Gate to source capacitance	16	pf
Coa	Gate to drain capacitance	10	pf
Cde	Drain to source capacitance	10	pf
Y1.	Forward transadmittance	12000	⊭mho

HANDLING PRECAUTIONS

MEM 517A insulated gate field effect transistors have been designed with an integrated zener diode which clamps the high internal resistance (10¹⁵ ohm typical) gate, to the body. This clamp eliminates the detrimental effects of high electrostatic voltages on the gate that can be generated in normal handling.



Printed in U.S.A.

T6003



MOS TRANSISTOR

P CHANNEL-ENHANCEMENT MODE SILICON INSULATED GATE FIELD EFFECT TRANSISTOR



FEATURES:

- 10^{rs} ohms input resistance
- . Normally off with zero gate voltage
- Square Law linear transfer characteristics

APPLICATIONS:

(Designed Primarily For Power Audio, Radio Frequency and Commutating Applications.)

- Very high input impedance amplifiers
- Series and shunt choppers
- Operational amplifiers
- Logic circuits
- RF and 1F amplifiers
- Multiplexers


MAXIMUM RATINGS:

(T_A = 25°C, unless otherwise specified) Drain to Source Voltage-307 Gate to Source Voltage-40V Gate to Drain Voltage Drain Current—-50mA Storage Temperature ____50 to 150°C Operating Junction Temperature —50 to 125°C

ELECTRICAL CHARACTERISTICS:

ITA = 25°C, unless otherwise specified -- body grounded).

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Vest	Gate Source Cutoff Voltage	—3		6	Volts	Ves = Vos, to = -10mA
loss	Drain Leakage Current	!	-0.5	-10	пA	Vos = -20V, Ves = 0V
10.55	Gate Leakage Current	1	03	-3	nA	Ves = -40V, $Vos = 0V$
[D(m)	Drain Current	— 3			mA	Ves = Vos = -10V
BVoss	Drain-Source Breakdown	30			Voits	lo = -10μA, Ves = 0V
Y"•	Transadmittance	1000 1000			#mho #mho	1kHz, Ves = Vos = -10V 10MHz, Ves = Vos = -10V
Cer	Gate to Source Capacitance	ļ		3	pF	Ves = Vos = -10V
Cod	Gate to Drain Capacitance			2.5	pF	Ves = Ves = -10V
Car	Drain to Source Capacitance		.15		pF	Ves = Ves =10V
[05 (m)	Drain to Source Resistance		150		ohma	Ves = -15V, los = -1mA




Note: All dimensions in inches.

TERMINAL DIAGRAM

Lead


- 1. Drain
- 2. Gate
- 3. Body (Case)
- 4. Source




0487-86N

TYPICAL CHARACTERISTIC CURVES MEM 520


DRAIN CHARACTERISTICS AT 125°C Vos (VOLTS)




DRAIN CHARACTERISTICS AT 25°C Vos (VOLTS)





DRAIN CHARACTERISTICS AT -70°C V_{DS} (VOLTS)



DRAIN CHARACTERISTICS AT 25°C Vos (VOLTS)








SMALL SIGNAL EQUIVALENT CIRCUIT

(Conditions: $V_{GS} = V_{DS} = -10V$) $I_0 \approx 6 mA$



SYMBOL	CHARACTERISTIC	TYPICAL VALUE	UNITS
Diodes	All diodes are to be considered perfect diodes		
fgs	Gate to source leakage resistance	10"	ohms
F4	Dynamic drain resistance	10	Kohms
Ce.	Gate to source capacitance	2.25	₽F
Cee	Gate to drain capacitance	1.5	pF
C4.	Drain to source capacitance	0.15	pF
Y+-	Forward transadmittance	2500	⊭mho

HANDLING PRECAUTIONS

The MEM 520 insulated gate field effect transistors have very high gate resistance, (10^{16} ohm typical). This resistance, combined with the gate capacitance, requires that every precaution be taken during testing and handling in order to prevent charge build up and possible gate breakdown.

The shorting of the gate lead to the other leads during handling will protect the gate from breakdown.

the five to

DUAL 3-INPUT NOR-GATE

DESCRIPTION

The MEM 1002 is a dual three input NOR gate constructed on a single monolithic chip utilizing MOS P-channel enhancement mode transistors. It is a rugged, low power consumption unit designed for use in timing, decoding and multiplexing applications.

OPERATION

The MEM 1002 is described by the following logic equation:

Each Output
$$= A + B + C$$

FEATURES


- Buffered outputs
- High input impedance
- High noise immunity
- Large fanout
- Low power consumption
- Monolithic construction

MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS


 $V_{DD}=27$ Volts ± 1 Volt, $R_{L}=10M\Omega$, $C_{L}=10pF$. $T_{A}=-55^{o}C$ to $+85^{o}C$ (unless otherwise specified)

Characteristic	Min.	Тур.	Max.	Units	Conditions
Inputs					
Logic "O"			-2.0	Volts	de ⁻
Logic "1"	-10	_	-	Volts	dc
Frequency	dc	—	500	kHz	
Pulse Width	500		-	ns	
Fan-In	—		1.0		
Leakage Current			1.0	μА	$V_{in} = -20 \text{ Volts}$
Outputs	1				
Logic "O"		0.5	-1.0	Volt	dc
Logic "1"	-11	-12	-	Volts	
Propagation Delay Plus Rise Time t _{ipelli}	_	300	400	ns	SEE FIG. 1
Propagation Delay Plus Fall Time	_	400	600	ns	SEE FIG. 1
t _(pd2) Fan-Out	_		5.0)
impedance to Ground		3000	5500	Ohms	V _{in} == -10 Volt
Drive Capability	10	-11	_	Volts	V _{in} = 0 Volts R _L = 17K Ohms
Drive Capability	-5.0	-	_	Volts	V _{in} = 0 Volts R ₁ = 4K Ohms
Capacitance	—	3.0	5.0	pF	V _O = 0 Volts
Supply Current Drain per Gate	-	_	0.55	mA	



TERMINALS			
P/N	Function		
1	Input A1		
2	Input B1		
3	Input C1		
4	Output 1		
5	Ground		
6	Input A2		
7	Input B2		
8	Input C2		
9	Output 2		
10	- V DD		

DUAL 3-INPUT NOR-GATE INTEGRATED CIRCUIT



GENERAL INSTRUMENT CORPORATION

Eastern Area Sales Headquarters, 256 Passaic St., Newark, N. J. 07104, (201) HU 5-0072
Central Area Sales Headquarters, 6054 West Touhy Ave., Chicago, III. 60648, (312) 774-7800
Western Area Sales Headquarters, 6108 West Venice Blvd., Los Angeles, Calif. 90034, (213) WE 3-7261

MICROELECTRONIC DIVISION

600 West John Street Hicksville, L. I., N. Y. 11802 (516) OV 1-8000

Printed in U.S.A.

T-6013



GENERAL INSTRUMENT MOS INTEGRATED CIRCUIT

ADVANCE May, 1966

04. 2-535

R-S-T FLIP-FLOP

MEM 1005

LOW PROFILE 10 LEAD

TO-74

DESCRIPTION


The MEM 1005 R-S-T Flip-Flop is constructed on a single monolithic chip utilizing MOS P-channel enhancement mode transistors. The flip flop outputs trigger on the negative going edge of the clock. The set and reset inputs are complementary inputs. The unit also has direct set and reset inputs.

MAXIMUM RATINGS


Clock and Input Voltage -30V to +.3V-30V to +.3VDrain Voltage $(-V_{dd})$ Storage Temperature -55°C to +150°C -55°C to +85°C Operating Temperature


ELECTRICAL CHARACTERISTICS

STANDARD CONDITIONS (unless otherwise specified): $V_{dd} = -27$ Volts ± 1 Volt, Load $= 10M\Omega$ and 10pF. $T_{A} = -55^{\circ}C$ to +85°C.



LOGIC DIAGRAM





MOTE:	AII	aimensions	ın	inches

CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
Inputs & Clock					
Logic "O"	0	-	-2.0	Volts	1
Logic "1"	10	—	_	Volts	İ
Frequency	dc		500	kHz	
Pulse Width (ϕ_{pw})	400	_	-	nsec.	SEE FIG. 1
Clock Pulse Rise and Fall Time (10% to 90%)	_	_	20.0	μsēc.	
Leakage Current			1.0	μA	$V_{in} = -20 \text{ Volts}$
Clock Fan-In	_		3.0		
Set & Reset Fanda	_	—	1.0		dc to 500 kHz

Leakage Current			1.0	μΑ	$V_{in} = -20 \text{ Volts}$
Clock Fan-In	_		3.0		
Set, Reset, Direct Set & Reset Fan-In		_	1.0	1	dc to 500 kHz
Outputs Logic "O" Logic "1"	 _11	-0.5 -12	<u>-1.0</u>	Volt Volts	dc to 500 kHz dc to 500 kHz
Propagation Delay and Fall Time(_{lpd1})		-	950	nsec.	SEE FIG. 1
Propagation Delay and Rise Time (_{tpd2})	_	_	500	nsec.	SEE FIG. 1
Fan-Out	_	<u> </u>	5		


Propagation Delay and Fall Time(_{tpd1})	_	_	950	nsec.	SEE FIG. 1
Propagation Delay and Rise Time (_{tpd2})	_	_	500	nsec.	SEE FIG. 1
Fan-Out	_		5		
Noise Immunity	1.0		_	Volt	dc to 500 kHz
Capacitance	_	2.0	4.0	pF	V _O = 0 Volts
Impedance to Ground (Output a Logic "O")		_	2000	Ohms	
Drive Capability	10	-11	_	Volts	$R_{\rm L}=17$ K Ohms
Drive Capability	5.0	_	_	Volts	R _L = 4K Ohms
Supply Current	–	_	2.6	mA	

TERMINALS

P/N	Fun	ction		

- Direct Reset Input
- True Output (Q)
- Reset Input
- Clock Input
- Ground
- Set Input
- False Output (Q)
- Direct Set Input
- No Connection
- Drain Voltage $(-V_{dd})$

GENERAL INSTRUMENT COMPORATION



GENERAL INSTRUMENT CORPORATION

Eastern Area Sales Headquarters, 256 Pessaic St., Newark, N. J. 07104, (201) HU 5-0072
Central Area Sales Headquarters, 6054 West Touhy Ave., Chicago, III. 60648, (312) 774-7800
Western Area Sales Headquarters, 6108 West Venice Blvd., Los Angeles, Calif. 90034, (213) WE 3-7261

MICROELECTRONIC DIVISION

600 West John Street Hicksville, L. I., N. Y. 11802 (516) 0V 1-8000

Printed in U.S.A.

T-6020



MOS TRANSISTOR

and the second second P CHANNEL-ENHANCEMENT MODE SILICON INSULATED GATE MELD EFFECT TRANSISTOR

0487-91N TECHNICAL SPECIFICATIONS AUGUST, 1966 2N4353

FEATURES

• 1012 ohms input resistance • Normally off with zero gate voltage • Square Law transfer characteristics

APPLICATIONS

- Very high input impedance amplifiers Linear RF and IF amplifiers
- Series and shunt choppers
- Multiplexers
- Operational amplifiers
- Analog switches
- . Logic circuits

MAXIMUM RATINGS:

Temperature

Storage Temperature Range, T _{ite}	25°C
Lead (Terminal) Temperature, 1/1s" from the seated surface (or case) for 10 seconds2	230°C

Voltage at 25°C Free-Air Temperature


Forward Gate-Source	Voltage30V
Drain-Source Voltage	- 25V

Current

Reverse Gate Current +1 m	nΑ
Forward Gate Current	nΑ
Drain Current —100 m	nΑ

7 411-01	
Continuous Device Dissipation at or below 25°C Free-Air Temperature	250 mW
Linear Derating Factor	

SYMBOL	CHARACTERISTIC	MIN	MAX	UNITS	CONDITIONS
l ₆₍₁₎	Gate Forward Current	T	-1.0	nA	$V_{es} = -20V$, $V_{os} = 0V$
le(1)	Gate Forward Current		100	nA	$V_{GS} = -20V, V_{DS} = 0V, T_{A} = 85^{\circ}C$
V _{(BR)GSS}	Gate-Source Reverse Breakdown Voltage		+3.0	٧	$l_{\text{G}}=1$ mA, $V_{\text{DS}}=0$ V
V _{es(r)}	Gate-Source Forward Voltage	30	-60	v	$I_6 =01 \text{ mA}, V_{DS} = 0V$
lo(on)	"ON" Drain Current	_30		mA	$V_{DS} = -10V$, $V_{CS} = -20V$ Pulse Test: 300 μ s pw, 2% Duty Cycle
Ves	Gate-Source Voltage	5.0	-10	V	$V_{DS} = -10V$, $I_D = -10$ mA
Ves(1h)	Gate-Source Threshold Voltage	2.5	5.0	v	$V_{DS} = -10V, I_D = -10 \mu\text{A}$
loss	Zero-Gate-Voltage Drain Current	!	-5	nA	$V_{os} = -10V, V_{es} = 0$
fostal)	Static Drain-Source "ON" Resistance		300	Ohms	$I_0 = -0.1 \text{ mA, V}_{es} = -20 \text{V}$
Y _f ,	Transadmittance	1000	4000	Ohms	$V_{os} = -10V$, $I_{o} = -10$ mA
Y.,	Output Admittance		350	μmhos	1 kHz V _{os} =10V, I _D ==10 mA
Ciss	Input Capacitance		12	oF	1 MHz V _{DS} =10V, I _D =10 mA
Cass	Reverse Transfer Capacitance		4	pF	$1 \text{ MHz V}_{DS} = -10 \text{V}, I_D = -10 \text{ mA}$
Coeo	Drain-Gate Capacitance	1	4	ρF	1 MHz V ₀₄ =10V, I ₅ == 0
R _{e(Yfs)}	Forward Transconductance	900		μmhos	30 MHz $V_{DS} = -10V$, $I_D = -10$ mA



CHANNEL-ENHANCEMENT MODE SILICON INSULATED


GATE FIELD EFFECT TRANSISTOR

TERMINALS


P/N	FUNCTION
1	Drain
2	Gate
3	Body (Case)
4	Source

NOTE: Case Material — Metallic (Electrically Non-insulated)


TERMINAL DIAGRAM



MICROELECTRONIC DIVISION










were well as a second of the second








DYNAMIC DRAIN RESISTANCE VS TEMPERATURE




DYNAMIC DRAIN RESISTANCE VS TEMPERATURE



APPLICATIONS

30 MHz Amplifier Utilizing a 2N4353




0467-96N




All curves have been plotted from photographs taken with a Tektronix Curve Tracer, Model 575







DRAIN CHARACTERISTICS AT 25°C




DRAIN CHARACTERISTICS AT 125°C




DRAIN CHARACTERISTICS AT -55°C




BRAIN CHARACTERISTICS AT 25°C




DRAIN CHARACTERISTICS AT 125°C




DRAIN CHARACTERISTICS AT -55°C




DRAIN CHARACTERISTICS AT 25°C




DRAIN CHARACTERISTICS AT 125°C




DRAIN CHARACTERISTICS AT -55°C



DRAIN CHARACTERISTICS AT 25°C




DRAIN CHARACTERISTICS AT 125°C




and the second second of the second s

0467-97N


DRAIN CHARACTERISTICS AT -55°C




DRAIN CHARACTERISTICS AT -55°C




DRAIN CHARACTERISTICS AT -55°C




DRAIN CHARACTERISTICS AT 25°C




DRAIN CHARACTERISTICS AT 25°C







DRAIN CHARACTERISTICS AT 125°C




DRAIN CHARACTERISTICS AT 25°C




DRAIN CHARACTERISTICS AT 125°C



BRAIN CHARACTERISTICS AT 25°C



DRAIN CHARACTERISTICS AT 125°C





SILICON N-CHANNEL INSULATED GATE FIELD EFFECT TRANSISTOR

 \ldots , designed for enhancement-mode operation in low-power switching applications.

- Low Drain-Source Resistance $r_{ds[on]} = 300$ ohms max
- Low Reverse Transfer Capacitance $C_{rs} = 2.5 \text{ pF max}$
- Guaranteed Switching Limits
 t_{d1}, t_r, t_{d2}, t_r

MAXIMUM RATINGS (TA = 25°C unless otherwise noted)

Characteristic	Symbol	Rating	Unit
Drain-Source Voltage	v _{DS}	25	Vde
Drain-Gate Voltage	v _{DG}	+35	Vde
Gate-Source Voltage	v _{GS}	ı 3 5	Vdc
Drain Current	I _D	30	m Ade
Power Dissipation at T _A = 25°C Derate above 25°C	PD	300 1.7	mW mW/ ^O C
Power Dissipation at T _C = 25 ^o C Derate about 25 ^o C	P _D	800 4.56	mW mW/ ^o C
Operating Junction Temperature	T_{J}	200	°C
Storage Temperature	Tstg	-65 to +200	°c

HANDLING CONSIDERATIONS:

Insulated gate field-effect transistors, due to their extremely high input resistance, are subject to potential damage by the accumulation of excess static charge. To avoid possible damage to the devices while handling, testing, or in actual operation, the following procedure should be followed:

- The leads of the devices should remain wrapped in the shipping foil except when being tested or in actual operation to avoid the build-up of static charge.
- 2. Avoid unnecessary handling; when handled, the devices should be picked up by the can instead of the leads.
- The devices should not be inserted or removed from circuits with the power on as transient voltages may cause permanent damage to the devices.


2N4351


N-CHANNEL INSULATED GATE

FIELD-EFFECT TRANSISTOR

AUGUST 1966 --- DS 5179







TO Z2 PACKAGE

MOTOROLA Semiconductor Products Inc.



A SUBSIDIARY OF MOTOROLA INC.



SCAL CHARACTERISTICS (TA == 25°C unless otherwise noted) unless otherwise noted)

Chara	cteristic	Figure No.	Symbol	Min	Max	Unit
(ACTERISTICS						т
Source Breakdown Voltage 10 pA, V _{GS} = 0)			V _{(BR)DSS}	25		\ 1
e Laukage Current V _{ISS} 25 V, V _{DS} 0)			$^{4}\mathrm{GSS}$		-10	pΛαι
oro-Gate Voltage Drain Current (V _{DS} = 10 V, V _{GS} = 0)			I _{DSS}		10	nA fe
CHARACTERISTICS				,		T
Gate Source Threshold Voltage (V _{DS} = 10 V, I _D = 10 \(\rho\)A)		-	V _{GS(TH)}	1.0	5	Vete
ON Drain Current (VGS 10 V, VDS 10 V)		3	I _{D(ou)}	3		mAde
Dram-Source "ON" Voltage (I _D = 2 mA, V _{GS} = 10 V)		-	V _{DS(on)}		1.0	v
MALL SIGNAL CHARACTERISTICS					·	· • · · · · · · · · · · · · · · · · · ·
Drain-Source Resistance (V _{GS} = 10 V, I _D = 0, f = 1 kHz)		4	r _{ds(on)}		300	olms
Forward Transfer Admittance (VDS = 10 V, I _D = 2 mA, f = 1 kHz)		1	y _{fs}	1000		p indio
Reverse Transfer Capacitance (VDS U. VGS 0.f = 140 kHz)		2	Crss		2, 5	pF
Input Capacitance (VDS = 10 V, VGS = 0, f = 140 kHz)		2	C ₁₈₈		5, 5	pF
Drain-Substrate Capacitance (V _D (SUB) = 10 V, t = 140 kHz)		-	C _{d(sub)}		4.0	pF'
WITCHING CHARACTERISTICS					,	-
Turn-On Delay		6,10	t _{d1}		45	ns
Rise Time I _D - 2 mA	, v _{DD} = 10 v,	7, 10	t _r		65	11:8
Turn-Off Delay V _{GS} = 10	V. R $_{ m D}$ R $_{ m S}$ 4.5 k ohms	8,10	t _{d2}	<u> </u>	35	ns
Fall Time (See Figure	- 10; Times Circuit Determined)	9, 10	t _f		75	as

FIGURE 1 — FORWARD TRANSFER ADMITTANCE






FIGURE 2 — CAPACITANCE





MOTOROLA Semiconductor Products Inc.



2N4351











MOTOROLA Semiconductor Products Inc.


SWITCHING CHARACTERISTICS

 $(T_A = 25^{\circ}C)$



A Charles









FIGURE 10 — SWITCHING CIRCUIT and WAVEFORMS




In. DRAIN CURRENT (mA)

The switching characteristics shown above were measured in a test circuit similar to Figure 10. At the beginning of the switching interval, the gatevoltage is at ground and the gate-source capacitance (G_a, ..., C_a, ..., C_a) has no charge. The drain voltage is at Yop, and thus the feedback capacitance (G_a, ...) is charged to Yop. Similarly, the drain-substrate capacitance (G_a, ...) is charged to Yop. Similarly, the drain-substrate capacitance (G_a, ...) is charged to Yop. Similarly, the drain-substrate capacitance (G_a, ...) is charged to Yop. Since the substrate and source are connected to ground.

During the turn-on interval, C_a, is charged to Yos, the input voltage) through R₃ (generator impedance) (Figure 11), or the load resistor(R₀) and the channel resistance (F_a) is a different continuation of the load resistor(R₀) and the channel resistance (F_a) is a direction of the gate-source voltage (Yop.) through R₀ is a direction of the gate-source voltage (Yos.) As C_a, becomes charged (Yos.) as proposition of the gate-source voltage (Yos.) as C_a, becomes charged (Yos.) as proposition of the gate-source voltage (Yos.) as C_a, becomes charged (Yos.) as proposition of the gate-source voltage (Yos.) as C_a, becomes the charged time of C_a is short compared to that of C_a, and C_a, and C_a, and C_a, and C_a, and C_a, and C_a, and claus), then F_a (which is in parallel with R₀) will be low compared to R₀ during the switching turn-off r_a, will be almost an open circuit requiring C_a, and C_a, and C_a, is charged through R₀ and resulting in a turn-off time that is long compared to the turn-on time. This is especially noticeable for the curves where R₃. O and C_a, is charged through R₀ and resulting in a turn-off time that is long compared to the turn-on time. This is especially noticeable for the curves where R₃. O and C_a, is charged to cascaded stages where the driving source impedance is normally the same as the load impedance. The set

FIGURE 11 - SWITCHING CIRCUIT with IGFET EQUIVALENT MODEL





Semiconductor Products Inc.

F10049

DUAL P-CHANNEL MOS FIELD-EFFECT TRANSISTOR

DIFFUSED SILICON PLANAR II DEVICE

GENERAL DESCRIPTION The F10049 is a silicon Planar II (Note 1) integrated dual-drain MOS Field Effect Transistor designed primarily for chopper applications and multiplex or commutator switches. The monolithic device can be used in various configurations to form series, shunt, series-shunt choppers and dual-input switches. For low-level applications, the zero offset voltage now permits microvolt chopping with a solid-state device.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Maximum Temperatures


Storage Temperature -65"C to +200°C Operating Junction Temperature -65"C to +175°C

Maximum Power Dissipation

Total Dissipation at 25°C Case Temperature (Note 3) 1.7 Watts at 25°C Ambient Temperature (Note 3) 0.60 Watt

Maximum Voltages and Current

v _{DSS}	Drain to Source Voltage	-30 Volts
v _{SDS}	Source to Drain Voltage	-30 Volts
v_{DG}	Drain to Gate Voltage	± 25 Volts
v _{G\$}	Gate to Source Voltage	±25 Volts
v_{GB}	Gate to Body Substrate Voltage	-30 to 0 Volts
$\mathbf{q}_{\mathbf{J}}$	Drain Current	200 mA



ELECTRICAL	CHARACTERISTICS
------------	-----------------

NOTES:


Single Paralleled (25°C Free Air Temperature unless otherwise noted)

						Device			
Symbol	Characteristic	Min.	Typ.	Max.	Min.	Тур.	Max.	Units	Test Conditions
I _{DSS}	Drain Leakage Current						1.0	n A	V _{GS} = 0 V _{DS} = -20 V
ISDS	Source Leakage Current						1.0	n.A	$V_{DG} = 0$ $V_{SD} = -20$ V
BV _{DSS}	Drain Breakdown Voltage	-30	-50		-30	-50		Volts	$V_{GS} = 0 I_{D} = 1.0 \mu A$
BVSDS	Source Breakdown Voltage	-30	-50		-30	-50		Volts	$V_{GD} = 0 I_{S} = 1.0 \mu A$
ID(on)	Drain On Current	10		50	20		100	mA	$V_{DS} = -20 \text{ V} V_{GS} = -15 \text{ V}$
R _{GS}	Gate Resistance	1013	10^{15}		10 ¹³			Ohms	$V_{GS} = V_{GD} = -15 \text{ V}$
v _{GS}	Gate Threshold Voltage	-3.0		-6.0	-3.0		-6.0	Volts	$V_{DG} = 0$ $I_{D} = 10 \mu A$
ro	Dynamic "ON" Resistance (f = 1.0 Kc)		270	500		135	250	Ohms	$V_{DS} = 0$ $V_{GS} = -15$ V
gm(Yfs)	Forward Transadmittance (f = 1.0 Kc)	2000			4000			μmhos	$V_{DS} = -20 V V_{GS} = -15 V$
r _d	Dynamic Drain Resistance (f = 1.0 Kc)		125			70		Kohms	
Ciss	Input Capacity (f = 1.0 Mc)		5.0			10		pf	20 00
C dg	Drain to Gate Capacity (f = 1.0 Mc)		0.7			1.2		pf	$V_{DS} = -20 \text{ V} V_{GS} = -15 \text{ V}$ $V_{DS} = -20 \text{ V} V_{GS} = -15 \text{ V}$

Copyright 1965 by Fairchild Semiconductor, a division of Fairchild Camera and Instrument Corporation

- (1) PLANAR II is the process which prevents ion migration in planar oxides under the influence of heavy (e.g., 2 x 10⁶ volts/cm) electric fields.
- (2) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (3) These ratings give a maximum junction temperature of 175 C and junction to ease thermal resistance of 88.2 C/Watt (derating factor of 41.3 mW C), junction to analyzed thermal resistance of 250 C Watt (derating factor of 4.0 mW C).

THIS DATA SHEET REENTIFIES A PARTICULAR LABORATORY DISTRICT SEMI-CONDUCTOR PRODUCT, THE TYPE NUMBER AND PRELIMINARY SPECIFICATIONS ARE SUBJECT TO CHANGE, NO OBLIGATIONS ARE ASSUMED FOR NOTICE OF CHANGE OR FUTURE MANUFACTURE OF THE PRODUCT UNLESS OTHERWISE ARRANGED.



MANUFACTURED UNDER ONE OR MORE OF THE FOLLOWING U.S. PATENTS: 2981877, 3025589, 3064167, 3108359, 3117260. OTHER PATENTS PENDING

STATE THE PLANT SEE AND

FAIRCHILD TRANSISTOR FI0049

HANDLING INSTRUCTIONS

This is an insulated gate device wherein the insulation is a very thin layer of glass (Si $^{0}_{2}$) between the control (gate) electrode and the area beneath. Due to low capacity ($^{0}_{GS}$) and high-leakage resistance ($^{0}_{GS}$) of the gate, slight electrostatic charges can result in large voltages capable of damaging the dielectric.


Storage:

All six leads should be in contact with each other.

Testing:

Grasp the test chassis prior to insertion of the device into any circuit or test equipment. Additional precautions should be taken to ground all soldering iron tips, etc.

TYPICAL ELECTRICAL CHARACTERISTICS



Fairchild cannot assume responsibility for use of any circuitry described. No circuit patent licenses are implied.

PHYSICAL DIMENSIONS in accordance with JEDEC (10-76) guttin

370 DIA



- ZERO OFF-SET VOLTAGE
- \bullet HIGH FIGURE OF MERIT -- Y_{11.} /C₁₅₅ = 600 μ mhos/pF TYPICAL
- LOW ON-RESISTANCE -- $r_{ds(on)} = 250~\Omega$ Max.
- HIGH Y., -- 2500 μmhos Min. @ 25°C
 - -- 1750 µmhes Min. @ 100°C
- LOW LEAKAGE -- I err = 2.5 pA Max.
 - -- l_{oss} = 1.0 nA Max.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Maximum Temperatures

Storage Temperature -65°C to +200°C Operating Junction Temperature -65°C to +175°C + 260°C Maximum Lead Temperature (Soldering, 10 s time limit) Total Dissipation at 25°C Case Temperature (Note 2) at 25°C Ambient Temperature (Note 2)

Maximum Voltages and Currents

Voss	Drain to Source Voltage	- 30 Volts
V_{SDS}	Source to Drain Voltage	-30 Volts
۸eo	Gate to Drain Voltage	±25 Volts
۸es	Gate to Source Voltage	±25 Volts
٧	Gate to Body (Substrate) Voltage	- 30 to 0 Volts
l _o	Drain Current	200 mA



SYMBOL	CHARACTERISTIC	MIN.	2N4066 TYP.	MAX.	MIN.	2N4067 TYP.	MAX.	UNITS	TEST COI	NDITIONS
BVpss	Drain to Source Breakdown Voltage	-30			- 30			Volts	$I_0 = 10 \mu\text{A}$	V ₆₅ = 0
BVsps*	Source to Drain Breakdown Voltage	-30			-30			Volts	$l_s = 10 \mu A$	$V_{ep} = 0, V_{ep} =$
Ipss	Zero-Gate Voltage Drain Current		0.05	1.0		0.05	1.0	nA	$V_{os} = -15 \text{ V}$	Ves = 0
I _{SDS} *	Zero-Gate Voltage Source Current		0.07	1.0		0.07	1.0	nA	$V_{sp} = -15 \text{ V}$	$V_{en} = 0, V_{en} =$
le(1)	Gate Forward Leakage Current		0.1	2.5		0.1	2.5	pA	$V_{es} = -25 \text{ V}$	$V_{ps} = 0$
Ves(m)	Gate-Source Threshold Voltage	-3.0	-4.5	-6.0	-3.0	-4.5	-6.0	Volts	$V_{os} = -15 \text{ V}$	$I_0 = 10 \mu\text{A}$
Dioni	"ON" Drain Current	10	22	50	10	22	50	mΑ	$V_{os} = -15 \text{ V}$	$V_{es} = -15 \text{ V}$
r _{ds{on}}	Drain Source "ON" Resistance (Single (f = 1.0 kHz) (Paralle		300 150	500 250		1 25 75	250 125	Ohms Ohms	$V_{es} = -15 V$	$I_D = 0$
Υ,,	Forward Transadmittance (Single (f = 1.0 kHz) (Paralle		2300 4600		2500 5000	3100 6200		μ mhos μmhos	$V_{DS} = -15 V$	$V_{GS} = -15 V$

1.7 Watts

0.6 Watt

NOTES.

- (1) These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- (2) These ratings give a maximum junction temperature of 175°C and junction-to-case thermal resistance of 88°C/Watt (derating factor of 11.3 mW/°C); junction-to-ambient thermal resistance of 250°C/Watt (derating factor of 4.0 mW/°C). This is the total allowable power dissipation for both sides.




COPYRIGHT FAIRCHILD SEMICONDUCTOR, 1966 • PRINTED IN U.S.A. 2320-024-26 30M MANUFACTURED UNDER ONE OR MORE OF THE FOLLOWING U.S. PATENTS: 2981877, 3025589, 3064167, 3108359, 3117260. OTHER PATENTS PENDING.

FAIRCHILD TRANSISTORS 2N4066 • 2N4067

ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature Unless Otherwise Noted)

SYMBOL	CHARACTERISTIC	MIN.	2N4066 TYP.	MAX.	MIN.	2N4067 TYP.	MAX.	UNITS	TEST COI	NDITIONS
Y,, (100°C)	Forward Transadmittance (f = 1.0 kHz)	1000	1800		1750	2500		μmhos	$V_{\rm os} = -15 V$	$V_{GS} = -15 \text{ V}$
Y.,	Output Admittance (f = 1.0 kHz)		120	300		120	300	μmhos	$V_{DS} = -15 V$	$V_{GS} = -15 \text{ V}$
C,	Input Capacitance (f = 1.0 MHz) (Single) (Paralleled)		5.5 11	7.0 14		5.5 11	7.0 14	pF pF	$V_{os} = -15 V$	$V_{GS} = -15 \text{ V}$
C	Reverse Transfer Capacitance (Single) (f = 1.0 MHz) (Paralleled)		0.8 1.6	1.5 3.0		0.8 1.6	1. 5 3.0	pF pF	$V_{\rm ps}=0$	$\Lambda^{ez} = 0$
loss (150°C)	Zero-Gate Voltage Drain Current		0.2	2.0		0.2	2.0	μA	$V_{DS} = -15 \text{ V}$	$V_{es} = 0$
I _{SDS} (150°C)	Zero-Gate Voltage Source Current		0.5	2.0		0.5	2.0	μA	$V_{so} = -15 V$	$V_{GD}=0, V_{DD}=0$
C.b	Source to Body Capacity (f = 1.0 MHz)		3.0	5.0		3.0	5.0	pF	$V_{DB} = -15 \text{ V}$	$V_{GS} = 0$, $I_S = 0$
Cab	Drain to Body Capacity (f = 1.0 MHz)		3.0	5.0		3.0	5.0	pF	$V_{00} = -15 \text{ V}$	$V_{es} = 0$, $I_s = 0$
t,	Delay Time		12	20		12	20	ns	$V_{\text{DO}} = -15 \text{ V}$ $V_{\text{esign}} = -15 \text{ V}, \text{ F}$	$I_{D(on)} = 10 \text{ mA}$ $I_L = R_G = 1.4 \text{ K}\Omega$
t.	Rise Time		18	30		18	30	ns	$V_{DD} = -15 \text{ V}$ $V_{GS(on)} = -15 \text{ V}$, F	Interi = 10 mA
L ₁₁	Turn Off Time		40	50		40	50	ns		$I_{O(on)} = 10 \text{ mA}$







0467-105N


FAIRCHILD TRANSISTORS 2N4066 • 2N4067

TYPICAL ELECTRICAL CHARACTERISTICS 2N4066













FAIRCHILD TRANSISTORS 2N4066 • 2N4067

SWITCHING CHARACTERISTICS









HANDLING INSTRUCTIONS


This is an insulated gate device wherein the insulation is a very thin layer of glass (SiO₂) between the control (gate) electrode and the area beneath. Due to low capacity (C₀) and high-leakage resistance (R₀₅) of the gate, slight electrostatic charges can result in large voltages capable of Gamaging the dielectric.

Storage:

All six leads should be in contact with each other.

Grasp the test chassis prior to insertion of the device into any circuit or test equipment.

Additional precautions should be taken to ground all soldering iron tips, etc. Testing:



Fairchild cannot assume responsibility for use of any circuitry described. No circuit patent licenses are implied

RCA SILICON INSULATED-GATE FIELD-EFFECT ("MOS") TRANSISTOR



3N128

File No. 718

RCA-3N128 (formerly Dev. No.TA2840) is an N-channel, depletion-type silicon insulated-gate field-effect (MOS*) transistor for VHF amplifiers and oscillators in commercial and industrial applications. The 3N128 is also extremely well suited for use in low-frequency amplifier applications requiring a transistor having high power gain and very high input impedance.

Because of its improved transfer characteristic the 3N128 provides substantially better cross-modulation performance in linear-amplifier applications than do conventional (bipolar) transistors.

The insulated gate of the 3N128 is offset towards the source — a feature which provides extremely low feedback capacitance (0.13 pF typ.). The 3N128 is hermetically sealed in a 4-lead metal package.

Application data for RCA-3N128, including biasing requirements, basic circuit configurations, selection of optimum operating point, and methods of automatic gain control are given in RCA Application Note AN-3193, "Application Considerations for the RCA-3N128 VHF MOS Field-Effect Transistor".

Maximum Ratings, Absolute-Maximum Values: DRAIN-TO-SOURCE VOLTAGE, VDS. +20 max. V GATE-TO-SOURCE VOLTAGE, VGS: CONTINUOUS. 0, -8 max. V INSTANTANEOUS. ±15 max. V DRAIN CURRENT, ID. Limited by power dissipation TRANSISTOR DISSIPATION, PT: At Ambient Temperatures up to 100°C. 100 max. mW AMBIENT-TEMPERATURE RANGE: Storage. -65 to +125 °C Operating. -65 to +100 °C LEAD TEMPERATURE (During Soldering): At distances not closer than 1/32 inch to seating surface for 10 seconds maximum. 265 max. °C

SILICON MOS TRANSISTOR— N-Channel Depletion Type

For Amplifier and Oscillator Applications in Commercial and Industrial VHF Communications Equipment Operating up to 250 MHz

Features:

- High input resistance $r_{GS} = 10^{14} \Omega \text{ typ.}$
- Low gate leakage current I_{GSS} = 0.1 pÅ typ.
- Low feedback capacitance C_{rss} = 0.13 pF typ.
- High forward transconductance g_{fs} = 7300 µmho typ.
- High vhf power gain —
 G_{PS} = 18 dB typ. at 200 MHz
- Low vhf noise figure NF = 4 dB typ. at 200 MHz
- Exceptionally good cross-modulation characteristics

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.




RADIO CORPORATION OF AMERICA


ELECTRONIC COMPONENTS AND DEVICES, HARRISON, N.J.

Trademark(s) (H: Registered Marca(s) Registrada(s) Printed in U.S.A. 3N128 8-66

^{*}Metal-Oxide-Semiconductor.

File No.218______3N128





* See Fig.1 for Circuit.

Fig.2 - Noise-Figure Measurement Setup.

- L_1 = 4-1/2 turns #20 AWG wire, 3/16" dia., approx. 1/2 "long, tapped 1 turn from ground end.
- L₂ = 3-1/2 turns #20 AWG wire, 3/8 "dia., approx. 1/2" long.
 - * Leadless-type disc capacitor.
 - ▲ Neutralization fixed for a Transistor having a Typical value of C_{rss} (0.13 pF)

Fig.1 - Test Circuit used to Measure 200-MHz Power Gain and Noise Figure.

ELECTRICAL CHARACTERISTICS: (At $T_A = 25^{\circ}$ C)

Measured with Substrate Connected to Source Unless Otherwise Specified.

CHARACTERISTIC							
		SYMBOL	CONDITIONS	Min. Typ.		Max.	UNITS
	Forward Transconductance	gfs	V_{DS} = 15 V, V_{GS} = 0, f = 1 kHz V_{DS} = 15 V, I_{D} = 5 mA, f = 1 kHz	- 5000	10,000 7300	12,000	μ mho μ mho
	Gate Leakage Current	IGSS	V _{DS} = 0, V _{GS} = -8 V	-	0.1	50	pΑ
	Small-Signal Short-Circuit Input Capacitance	Ciss	V_{DS} = 15 V, I_{D} = 5 mA, f = 0.1 to 1 MHz	•	5.8	•	pF
	Small-Signal Short-Circuit Reverse Transfer Capacitance*	Ciss	V _{DS} = 15 V, I _D = 5 mA, f = 0.1 to 1 MHz	-	0.13	0.2	pF
	Small-Signal, Short-Circuit Output Capacitance	Coss	$V_{DS} = 15 \text{ V, } I_{D} = 5 \text{ mA, } f = 0.1 \text{ to } 1 \text{ MHz}$	-	1.4	-	pF
	Gate Leakage Resistance	rGS	VDS = 0, VGS = -8 V	-	1014	-	Ω
	Drain-to-Source Channel Resistance	^r ds	V _{DS} = 0, V _{GS} = 0, f = 1 kHz	•	200	-	()
	Pinch-Off Voltage	VP	I_D = 50 μ A, V_{DS} = 15 V	-	-3.5	-8	V
	Zero-Bias Drain Current**	IDSS	$V_{DS} = 15 \text{ V, } V_{GS} = 0$	5	15	30	mΑ
	Power Gain (see Fig.1)	GPS	$V_{DS} = 15 \text{ V, I}_{D} = 5 \text{ mA, f} = 200 \text{ MHz}$	14.5	18	-	dB
	Noise Figure (see Figs.1 & 2)	NF	$V_{DS} = 15 \text{ V, } l_{D} = 5 \text{ mA, } f = 200 \text{ MHz}$	•	4	5	dB

^{*}Three-Terminal Measurement: Source Returned to Guard Terminal.

^{**}Pulse Test: Pulse Duration 20 ms max. Duty Factor \leq 0.15.

HANDLING AND OPERATING CONSIDERATIONS

CAUTION

RCA-3N128, like conventional (bipolar) high-frequency silicon transistors, is susceptible to the detrimental effects of high-potential electrostatic discharges applied to its input terminals.

The polystyrene insulating snow, commonly used as a convenient carrying tray for semiconductor devices, can acquire high static charges and should not be used unless it has been specially treated to make it electrically conductive (R \geq 10 kΩ/in³).

To avoid the possibility of subjecting these devices to high ac voltages that may be present on the tips of soldering irons, some means for grounding these tips should be provided.

RCA 3N128 should never be inserted in or removed from circuits with the power on because transient voltages may permanently damage the device. AC-operated power supplies for the 3N128 should also have provision for suppression of transients during turn-on and turn-off. If such suppression is not provided, the following procedure should be used in applying power to the 3N128.

- 1 Before inserting the 3N128 in the equipment turn ac line switch on and reduce the dc output of the power supply to zero.
 - 2 Insert the 3N128.
- 3 Increase the dc supply voltage to the desired value.

This procedure should be reversed when the 3N128 is taken out of the equipment.

TYPICAL CHARACTERISTICS




Fig.3 . Drain Current vs Gate-to-Source Voltage.




Fig.4 - Drain Current vs Drain-to-Source Voltage.




Fig.5 - 1-kHz Forward Transconductance vs Drain Current.

0487-111

TYPICAL 200-MHz COMMON-SOURCE ADMITTANCE (Y) COMPONENTS vs DRAIN CURRENT




Fig.6 - Input Admittance (Y_{is}) Components.





Fig.7 - Forward Transadmittance (Y_{fs}) Components.



 $\textit{Fig.8-Reverse Transadmittance (Y}_{\textit{rs}}) \ \textit{Components}.$




Fig.9 - Output Admittance (Y_{os}) Components.

3N128________File No.218

TYPICAL COMMON-SOURCE ADMITTANCE (Y) COMPONENTS vs FREQUENCY





Fig. 10 - Input Admittance (Y_{is}) Components.



0 16 7 - 11 2 5

9205-14097

Fig.11 - Forward Transadmittance (Yfs) Components.




Fig.12 - Reverse Transadmittance (Y_{rs}) Components.






Fig.13 - Output Admittance (Yos) Components.

0467-110

DIMENSIONAL OUTLINE





Dimensions in Inches

TERMINAL DIAGRAM



- 1 Drain
- 2 Source
- 3 Insulated Gate
- 4 Bulk (Substrate) and Case